summaryrefslogtreecommitdiffstats
path: root/drivers/net/zynq_gem.c
Commit message (Expand)AuthorAgeFilesLines
* net: gem: Fix setting PCS auto-negotiation stateRobert Hancock2021-03-301-8/+17
* net: gem: Fix error path in zynq_gem_probeMichal Simek2021-02-231-4/+4
* net: gem: Enable ethernet rx clock for versalT Karthik Reddy2021-02-231-6/+27
* clk: zynq: Add dummy clock enable functionMichal Simek2021-02-231-2/+2
* net: gem: unregister mdio bus if probe failsMichael Walle2021-02-111-1/+3
* dm: Avoid accessing seq directlySimon Glass2020-12-181-1/+1
* dm: treewide: Rename ofdata_to_platdata() to of_to_plat()Simon Glass2020-12-131-2/+2
* dm: treewide: Rename dev_get_platdata() to dev_get_plat()Simon Glass2020-12-131-3/+3
* dm: treewide: Rename 'platdata' variables to just 'plat'Simon Glass2020-12-131-1/+1
* dm: treewide: Rename auto_alloc_size members to be shorterSimon Glass2020-12-131-2/+2
* net: gem: Add support for more PHYs on MDIO busMichal Simek2020-09-231-0/+10
* net: gem: Disable PCS autonegotiation in case of fixed-linkMichal Simek2020-06-241-0/+4
* common: Drop linux/bitops.h from common headerSimon Glass2020-05-181-0/+1
* common: Drop log.h from common headerSimon Glass2020-05-181-0/+1
* common: Drop net.h from common headerSimon Glass2020-05-181-0/+1
* net: zynq-gem: Setup and use mdio base separatelyMichal Simek2020-04-061-6/+10
* net: zynq_gem: Add cache flush to zynq_gem_free_pktAshok Reddy Soma2020-04-061-0/+12
* net: zynq: Free allocated buffers in case of errorMichal Simek2020-02-281-5/+17
* net: zynq_gem: Use ulong instead of u32 data typeT Karthik Reddy2020-02-281-1/+1
* dm: core: Create a new header file for 'compat' featuresSimon Glass2020-02-051-0/+1
* dm: core: Require users of devres to include the headerSimon Glass2020-02-051-0/+1
* net: zynq: Add a note about RX_BUF macroMichal Simek2020-01-141-0/+1
* common: Move ARM cache operations out of common.hSimon Glass2019-12-021-0/+1
* net: zynq_gem: Remove check for VersalSiva Durga Prasad Paladugu2019-10-081-4/+0
* net: zynq_gem: Add new versal compatible stringSiva Durga Prasad Paladugu2019-10-081-0/+1
* net: gem: Remove DECLARE_GLOBAL_DATA_PTR from gem driverMichal Simek2019-10-081-2/+0
* net: gem: Remove phy autodetection codeMichal Simek2019-04-161-48/+0
* net: zynq_gem: Modify phy supported features after max-speed was setSiva Durga Prasad Paladugu2019-04-161-2/+3
* zynq-gem: Use appropriate cache flush/invalidate for RX and TXStefan Theil2019-01-241-5/+6
* net: zynq_gem: Add check for 64-bit dma support by hardwareSiva Durga Prasad Paladugu2018-12-031-1/+23
* net: zynq_gem: Added 64-bit addressing supportVipul Kumar2018-12-031-9/+54
* net: gem: Do not setup any clock for Xilinx SoC VersalMichal Simek2018-10-161-0/+4
* net: zynq_gem: Add support for fixed-link phyMichal Simek2018-09-271-8/+9
* net: zynq_gem: Fix reading of max-speed propertySiva Durga Prasad Paladugu2018-09-261-1/+2
* net: zynq_gem: convert to use livetreeSiva Durga Prasad Paladugu2018-07-261-16/+14
* drivers: net: zynq_gem: fix phy dt node settingGrygorii Strashko2018-07-261-1/+1
* net: zynq_gem: Initialize val variable in zynq_gem_miiphy_read()Michal Simek2018-07-021-1/+1
* net: gem: Check return value from memalign/mallocMichal Simek2018-06-131-0/+6
* net: zynq_gem: Initialize phyreg variableMichal Simek2018-06-131-1/+1
* net: zynq_gem: Fix return type for phy...()Michal Simek2018-06-131-4/+4
* SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini2018-05-071-2/+1
* net: zynq_gem: Use max-speed property from dtSiva Durga Prasad Paladugu2018-04-131-0/+9
* net: zynq_gem: Dont run any phy detection logic for GMII caseSiva Durga Prasad Paladugu2018-03-231-1/+2
* wait_bit: use wait_for_bit_le32 and remove wait_for_bitÁlvaro Fernández Rojas2018-01-241-6/+6
* net: zynq_gem: Dont enable SGMII and PCS selectionSiva Durga Prasad Paladugu2017-11-291-1/+10
* net: zynq_gem: Dont flush dummy descriptorsSiva Durga Prasad Paladugu2017-06-021-4/+0
* net: zynq_gem: Use wait_for_bit with non breakableSiva Durga Prasad Paladugu2017-06-021-2/+2
* net: zynq_gem: Do not return -ENOSYS on successOlliver Schinagl2017-06-021-5/+3
* dm: Rename dev_addr..() functionsSimon Glass2017-06-011-1/+1
* Merge tag 'xilinx-for-v2017.05' of git://www.denx.de/git/u-boot-microblazeTom Rini2017-03-161-18/+11
|\
generated by cgit (git 2.34.1) at 2024-06-30 13:15:39 +0000