summaryrefslogtreecommitdiffstats
path: root/drivers/net/zynq_gem.c
Commit message (Expand)AuthorAgeFilesLines
* zynq-gem: Use appropriate cache flush/invalidate for RX and TXStefan Theil2019-01-241-5/+6
* net: zynq_gem: Add check for 64-bit dma support by hardwareSiva Durga Prasad Paladugu2018-12-031-1/+23
* net: zynq_gem: Added 64-bit addressing supportVipul Kumar2018-12-031-9/+54
* net: gem: Do not setup any clock for Xilinx SoC VersalMichal Simek2018-10-161-0/+4
* net: zynq_gem: Add support for fixed-link phyMichal Simek2018-09-271-8/+9
* net: zynq_gem: Fix reading of max-speed propertySiva Durga Prasad Paladugu2018-09-261-1/+2
* net: zynq_gem: convert to use livetreeSiva Durga Prasad Paladugu2018-07-261-16/+14
* drivers: net: zynq_gem: fix phy dt node settingGrygorii Strashko2018-07-261-1/+1
* net: zynq_gem: Initialize val variable in zynq_gem_miiphy_read()Michal Simek2018-07-021-1/+1
* net: gem: Check return value from memalign/mallocMichal Simek2018-06-131-0/+6
* net: zynq_gem: Initialize phyreg variableMichal Simek2018-06-131-1/+1
* net: zynq_gem: Fix return type for phy...()Michal Simek2018-06-131-4/+4
* SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini2018-05-071-2/+1
* net: zynq_gem: Use max-speed property from dtSiva Durga Prasad Paladugu2018-04-131-0/+9
* net: zynq_gem: Dont run any phy detection logic for GMII caseSiva Durga Prasad Paladugu2018-03-231-1/+2
* wait_bit: use wait_for_bit_le32 and remove wait_for_bitÁlvaro Fernández Rojas2018-01-241-6/+6
* net: zynq_gem: Dont enable SGMII and PCS selectionSiva Durga Prasad Paladugu2017-11-291-1/+10
* net: zynq_gem: Dont flush dummy descriptorsSiva Durga Prasad Paladugu2017-06-021-4/+0
* net: zynq_gem: Use wait_for_bit with non breakableSiva Durga Prasad Paladugu2017-06-021-2/+2
* net: zynq_gem: Do not return -ENOSYS on successOlliver Schinagl2017-06-021-5/+3
* dm: Rename dev_addr..() functionsSimon Glass2017-06-011-1/+1
* Merge tag 'xilinx-for-v2017.05' of git://www.denx.de/git/u-boot-microblazeTom Rini2017-03-161-18/+11
|\
| * zynq: Move zynq to clock frameworkStefan Herbrechtsmeier2017-02-171-9/+0
| * net: zynq: Add clk framework support to zynq ethernet driverStefan Herbrechtsmeier2017-02-171-7/+15
| * net: zynq: Don't overwrite gem_rclk_ctrl with default valueStefan Herbrechtsmeier2017-02-171-11/+5
* | net: zynq_gem: Fix masking of supported phydev featuresNathan Rossi2017-03-071-1/+1
|/
* dm: core: Replace of_offset with accessorSimon Glass2017-02-081-5/+6
* net: zynq_gem: Use clock driver for ZynqMPSiva Durga Prasad Paladugu2017-01-101-0/+18
* net: gem: Use wait_for_bit() instead of private mdio_wait()Michal Simek2017-01-101-23/+9
* net: xilinx: Use mdio_register_seq() to support multiple instancesMichal Simek2016-12-201-2/+1
* Revert "Merge branch 'master' of git://www.denx.de/git/u-boot-microblaze"Tom Rini2016-12-091-1/+2
* net: xilinx: Use mdio_register_seq() to support multiple instancesMichal Simek2016-12-081-2/+1
* common: miiphyutil: Work and report phy address in hex in mdio cmdMichal Simek2016-12-021-1/+1
* net: zynq_gem: Correct SGMII enable bit settingSiva Durga Prasad Paladugu2016-11-151-1/+1
* net: zynq_gem: Modify the nwcfg bit definitionsSiva Durga Prasad Paladugu2016-11-151-8/+8
* treewide: replace #include <asm-generic/errno.h> with <linux/errno.h>Masahiro Yamada2016-09-231-1/+1
* Merge branch 'master' of git://git.denx.de/u-boot-netTom Rini2016-05-241-5/+9
|\
| * net: zynq_gem: Add the passing of the phy-handle nodeDan Murphy2016-05-241-5/+10
* | phy: Wire return value from phy_config()Michal Simek2016-05-241-2/+1
* | net: xilinx: Handle error value from phy_startup()Michal Simek2016-05-241-1/+4
|/
* net: zynq_gem: Add SGMII support for zynqMPSiva Durga Prasad Paladugu2016-04-041-2/+11
* net: zynq_gem: Return error incase of invalid phy addressSiva Durga Prasad Paladugu2016-04-041-3/+1
* net: gem: Allow to set the MAC from an EEPROMJoe Hershberger2016-04-041-0/+18
* net: zynq_gem: Add support for SGMII interfaceSiva Durga Prasad Paladugu2016-04-041-7/+19
* net: zynq: Change MDC setup for arm64Michal Simek2016-01-271-0/+4
* net: zynq_gem: Use shared wait_for_bitMateusz Kulikowski2016-01-251-33/+2
* net: gem: Add driver dependencies to PHYLIBMichal Simek2015-12-181-4/+0
* net: gem: Separate recv and free_pkt functionsMichal Simek2015-12-181-20/+32
* net: gem: Fix return value from recvMichal Simek2015-12-181-1/+1
* net: gem: Setup default phy address to -1Michal Simek2015-12-181-1/+2
generated by cgit (git 2.34.1) at 2024-07-07 19:18:03 +0000