summaryrefslogtreecommitdiffstats
path: root/drivers/ddr/fsl
Commit message (Expand)AuthorAgeFilesLines
* Merge git://git.denx.de/u-boot-fsl-qoriqTom Rini2016-09-264-40/+213
|\
| * driver: ddr: fsl_mmdc: Pass board parameters through data structureYork Sun2016-09-261-19/+19
| * ddr: fsl: fix a compile issueShaohui Xie2016-09-141-1/+6
| * driver/ddr/fsl: Add general MMDC driver and reuse common MMDC driver for ls1012aShengzhou Liu2016-09-142-0/+157
| * driver/ddr/fsl: Revise workaround A008511 for A009803York Sun2016-09-141-36/+47
| * driver/ddr/fsl: Add more debug registersYork Sun2016-09-142-3/+3
* | drivers: squash lines for immediate returnMasahiro Yamada2016-09-232-20/+4
|/
* driver/ddr/fsl: Fix timing_cfg_2York Sun2016-08-021-1/+1
* Various, unrelated tree-wide typo fixes.Robert P. J. Day2016-07-161-1/+1
* driver/ddr/fsl: Check condition for erratum A-009803Shengzhou Liu2016-06-031-19/+23
* drivers/ddr/fsl: Disabling data init if ECC is not enabledYork Sun2016-06-031-1/+2
* drivers/ddr/fsl: Fix timing_cfg_2 registerYork Sun2016-06-031-1/+1
* drivers/ddr/fsl: Update clk_adjust of sdram_clk_cntlShengzhou Liu2016-06-031-2/+9
* driver/ddr/fsl: Add workaround for erratum A-010165Shengzhou Liu2016-05-181-1/+9
* driver/ddr/fsl: Add workaround for erratum A-009801Shengzhou Liu2016-05-171-0/+7
* drivers/ddr/fsl: update workaround for erratum A-008511Shengzhou Liu2016-05-171-3/+7
* Fix typo choosen in comments and printf logsAlexander Merkle2016-03-271-2/+2
* driver/ddr/fsl: Add workaround for erratum A-009803Shengzhou Liu2016-03-211-5/+39
* driver/ddr/fsl: Add address parity support for DDR4 UDIMM/discreteShengzhou Liu2016-03-212-7/+63
* drivers/ddr/fsl: fsl_ddr_sdram_size remove unused controllersEd Swarthout2016-01-251-0/+1
* driver/ddr/fsl: Add workaround for A009663Shengzhou Liu2016-01-251-0/+10
* fsl/ddr: Add workaround for ERRATUM_A009942Shengzhou Liu2016-01-251-0/+18
* Add more SPDX-License-Identifier tagsTom Rini2016-01-1910-30/+10
* move erratum a008336 and a008514 to soc specific fileYao Yuan2015-12-151-34/+0
* fsl/ddr: updated ddr errata-A008378 for arm and power SoCsShengzhou Liu2015-12-131-3/+6
* driver/ddr/fsl: Update timing config for heavy loadYork Sun2015-12-131-2/+24
* driver/ddr/fsl: Update workaround for A008511 for vref rangeYork Sun2015-12-131-7/+15
* driver/ddr/fsl: Update MR5 RTT parkYork Sun2015-12-131-4/+15
* driver/ddr/fsl: Update DDR4 MR6 for Vref rangeYork Sun2015-12-131-0/+3
* driver/ddr/fsl: Update DDR4 RTT valuesYork Sun2015-12-131-2/+235
* drivers/ddr/fsl: Fix typo in BIST test for DDR4York Sun2015-11-301-12/+12
* drivers/ddr/fsl: Enable detection of one DDR controller operation for LSCH3York Sun2015-11-302-0/+41
* armv8: ls2085a: Add support of LS2085A SoCPrabhakar Kushwaha2015-11-301-2/+2
* armv8: LS2080A: Rename LS2085A to reflect LS2080APrabhakar Kushwaha2015-11-301-2/+2
* Various Makefiles: Add SPDX-License-Identifier tagsTom Rini2015-11-101-3/+1
* drivers/ddr/fsl_ddr: Make SR_IE configurableJoakim Tjernlund2015-10-301-1/+1
* drivers/ddr/fsl: Adjust bstopre valueYork Sun2015-08-032-5/+7
* driver/ddr/fsl: Add a hook to update SPD addressYork Sun2015-07-201-0/+8
* driver/ddr/fsl: Add workaround for DDR erratum A008511York Sun2015-04-231-1/+95
* driver/ddr/fsl: Add built-in memory test for DDR4 driverYork Sun2015-04-231-0/+73
* driver/ddr/fsl: Fix driver to support empty first slotYork Sun2015-04-235-28/+56
* drivers/ddr/fsl: Update DDR driver for DDR4York Sun2015-04-234-10/+88
* MPC8541/MPC8555: Enable SS_EN in DDR_SDRAM_CLK_CNLT registerCurt Brune2015-04-201-1/+9
* driver/ddr/fsl: Add sync of refreshYork Sun2015-02-242-0/+59
* driver/ddr/fsl: Fix a typo in timing_cfg_8 calculationYork Sun2015-02-241-1/+1
* driver/ddr/fsl: Add support for multiple DDR clocksYork Sun2015-02-2412-152/+180
* driver/ddr/fsl: Add workround for erratumn A008514York Sun2015-02-241-5/+17
* driver/ddr/fsl: Add workaround for A008336York Sun2015-02-241-0/+22
* driver/ddr/fsl: Adjust CAS to preamble override for emulatorYork Sun2015-02-241-1/+5
* arm/ls1021a: Add workaround for DDR erratum A008378York Sun2015-01-231-0/+8
generated by cgit (git 2.34.1) at 2024-11-20 08:51:20 +0000