summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'pull-12apr19' of git://git.denx.de/u-boot-dmTom Rini2019-04-132-2/+3
|\
| * clk: socfpga: replace dm_fdt_pre_reloc by dm_ofnode_pre_relocPatrick Delaunay2019-04-111-1/+2
| * clk: at91: replace dm_fdt_pre_reloc by dm_ofnode_pre_relocPatrick Delaunay2019-04-111-1/+1
* | Merge tag 'u-boot-stm32-20190412' of https://github.com/patrickdelaunay/u-bootTom Rini2019-04-121-0/+2
|\ \ | |/ |/|
| * stm32mp1: add trusted boot with TF-APatrick Delaunay2019-04-121-0/+2
* | clk: renesas: Synchronize Gen3 tables with Linux 5.0Marek Vasut2019-04-098-130/+215
* | clk: renesas: Synchronize Gen2 tables with Linux 5.0Marek Vasut2019-04-094-16/+14
* | clk: renesas: Add R8A77965 clock tablesMarek Vasut2019-04-094-19/+346
|/
* clk: sunxi: a10: Add CLK_AHB_GMACJagan Teki2019-04-011-0/+2
* clk: renesas: Add support for setting MMCIF clock divider on Gen2Marek Vasut2019-03-251-0/+42
* clk: renesas: Fix swapped div and mul in debug output on Gen2Marek Vasut2019-03-251-1/+1
* clk: renesas: Fix SDH clock divider decoding on Gen2Marek Vasut2019-03-251-5/+9
* clk: sunxi: h3: Implement EPHY CLK and RESETJagan Teki2019-03-091-0/+4
* clk: sunxi: Implement EMAC, GMAC clocks, resetsJagan Teki2019-03-096-0/+15
* clk: sunxi: Implement A10 EMAC clocksJagan Teki2019-03-092-0/+2
* clk: sunxi: Implement SPI clocks, resetsJagan Teki2019-03-0411-0/+97
* Merge branch 'master' of git://git.denx.de/u-boot-shTom Rini2019-02-281-10/+0
|\
| * clk: rmobile: Drop def_bool per SoCMarek Vasut2019-02-251-10/+0
* | clk: Add fixed-factor clock driverAnup Patel2019-02-272-1/+77
* | clk: Add SiFive FU540 PRCI clock driverAnup Patel2019-02-277-0/+1121
|/
* clk: stm32mp1: correctly handle Clock Spreading GeneratorPatrick Delaunay2019-02-091-1/+7
* clk: stm32mp1: add debug informationPatrick Delaunay2019-02-091-4/+79
* clk: stm32mp1: recalculate counter when switching freqPatrick Delaunay2019-02-091-2/+7
* clk: stm32mp1: correct access to RCC_OCENSETR/RCC_OCENCLRRPatrick Delaunay2019-02-091-8/+5
* clk: stm32mp1: add IPCC clockPatrick Delaunay2019-02-091-0/+1
* clk: stm32mp1: no more get ck_usbo_48m in device treePatrick Delaunay2019-02-091-3/+3
* rockchip: clk: Add mention of four new clocksSimon Glass2019-02-011-0/+12
* clk: Improve debug message in clk_set_default_rates()Simon Glass2019-02-011-2/+2
* rockchip: rk3288: Add i2s pinctrl and clock supportSimon Glass2019-02-011-0/+48
* sunxi: clk: enable clk and reset for CCU devicesAndre Przywara2019-01-301-0/+12
* sunxi: clk: A80: add MMC clock supportAndre Przywara2019-01-291-1/+27
* sunxi: clk: add MMC gates/resetsAndre Przywara2019-01-2911-0/+63
* clk: sunxi: Add Allwinner A80 CLK driverJagan Teki2019-01-183-0/+65
* clk: sunxi: Add Allwinner H6 CLK driverJagan Teki2019-01-183-0/+61
* clk: sunxi: Implement UART resetsJagan Teki2019-01-187-0/+43
* clk: sunxi: Implement UART clocksJagan Teki2019-01-189-0/+57
* clk: sunxi: Add Allwinner V3S CLK driverJagan Teki2019-01-183-0/+59
* clk: sunxi: Add Allwinner R40 CLK driverJagan Teki2019-01-183-0/+78
* clk: sunxi: Add Allwinner A83T CLK driverJagan Teki2019-01-183-0/+71
* clk: sunxi: Add Allwinner A23/A33 CLK driverJagan Teki2019-01-183-0/+71
* clk: sunxi: Add Allwinner A31 CLK driverJagan Teki2019-01-183-0/+76
* clk: sunxi: Add Allwinner A10s/A13 CLK driverJagan Teki2019-01-183-0/+64
* clk: sunxi: Add Allwinner A10/A20 CLK driverJagan Teki2019-01-183-0/+67
* clk: sunxi: Add Allwinner H3/H5 CLK driverJagan Teki2019-01-183-0/+87
* reset: Add Allwinner RESET driverJagan Teki2019-01-182-0/+21
* clk: Add Allwinner A64 CLK driverJagan Teki2019-01-186-0/+149
* clk: MediaTek: bind ethsys reset controllerWeijie Gao2019-01-143-0/+32
* clk: imx8: fix build warningPeng Fan2019-01-091-0/+2
* clk: uniphier: add NAND 200MHz clockMasahiro Yamada2018-12-291-3/+5
* clk: stm32: add hardware spinlock clockBenjamin Gaignard2018-12-061-0/+3
generated by cgit (git 2.34.1) at 2024-09-23 06:33:56 +0000