summaryrefslogtreecommitdiffstats
path: root/arch
Commit message (Expand)AuthorAgeFilesLines
* ARM: fix LTO for rockchip and samsungMarek Behún2021-05-241-1/+1
* ARM: fix LTO for seaboardMarek Behún2021-05-241-0/+1
* ARM: imx8m: fix imx_eqos_txclk_set_rate() type mismatch for LTOMarek Behún2021-05-241-1/+1
* ARM: kona: fix clk_bsc_enable() type mismatch for LTOMarek Behún2021-05-241-1/+1
* ARM: fix LTO for keystoneMarek Behún2021-05-241-0/+1
* ARM: fix LTO for imx28_xeaMarek Behún2021-05-242-2/+2
* ARM: fix LTO build for some thumb-interwork casesMarek Behún2021-05-242-0/+3
* ARM: make gd a function call for LTO and set via set_gd()Marek Behún2021-05-245-12/+12
* ARM: global_data: make set_gd() work for armv5 and armv6Marek Behún2021-05-241-1/+3
* sandbox: enable LTO by defaultMarek Behún2021-05-241-0/+1
* sandbox: make LTO availableMarek Behún2021-05-242-0/+5
* sandbox: use sections instead of symbols for getopt array boundariesMarek Behún2021-05-245-11/+32
* build: use thin archives instead of incremental linkingMarek Behún2021-05-241-3/+7
* treewide: Convert macro and uses of __section(foo) to __section("foo")Marek Behún2021-05-2429-65/+68
* Merge https://source.denx.de/u-boot/custodians/u-boot-marvellTom Rini2021-05-201-2/+2
|\
| * arm: mvebu: armada-3720-uDPU.dts: Change back to phy-mode "2500base-x"Stefan Roese2021-05-201-2/+2
* | Merge https://source.denx.de/u-boot/custodians/u-boot-riscvTom Rini2021-05-208-101/+94
|\ \ | |/ |/|
| * riscv: Drop USE_SPL_FIT_GENERATORBin Meng2021-05-191-100/+0
| * riscv: ae350: Switch to use binman to generate u-boot.itbBin Meng2021-05-192-0/+4
| * riscv: qemu: Switch to use binman to generate u-boot.itbBin Meng2021-05-194-0/+18
| * riscv: dts: Sort build targets in alphabetical orderBin Meng2021-05-191-1/+1
| * riscv: sifive: unleashed: Switch to use binman to generate u-boot.itbBin Meng2021-05-192-0/+71
* | arm64: zynqmp: Add description for SOM/Kria boardsMichal Simek2021-05-197-0/+1109
* | arm64: zynqmp: Add psgtr DT descriptionsMichal Simek2021-05-1910-1/+79
* | arm64: zynqmp: Add pinctrl descriptionMichal Simek2021-05-1911-1/+2470
* | arm64: zynqmp: Add zynqmp firmware specific DT nodesT Karthik Reddy2021-05-192-0/+80
* | arm64: zynqmp: Add missing mio-bank properties to sdhciMichal Simek2021-05-191-0/+1
* | arm64: zynqmp: Remove comment about clock chipsMichal Simek2021-05-192-10/+10
* | arm64: zynqmp: Add 'i2c-mux-idle-disconnect' propertyRaviteja Narayanam2021-05-193-0/+6
* | arm64: zynqmp: Add label to all GPIO lines for VCK190 SCSaeed Nowshadi2021-05-191-7/+7
* | arm64: zynqmp: Add 'silabs,skip-recall' to DDR DIMM si570 clk nodeSaeed Nowshadi2021-05-191-1/+2
* | arm64: zynqmp: Add missing silabs,skip-recall for si570 ref clk nodesMichal Simek2021-05-195-3/+8
|/
* Merge https://source.denx.de/u-boot/custodians/u-boot-riscvTom Rini2021-05-188-151/+281
|\
| * riscv: Group assembly optimized implementation of memory routines into a submenuBin Meng2021-05-171-0/+4
| * riscv: Fix memmove and optimise memcpy when misalignBin Meng2021-05-172-142/+257
| * riscv: Fix arch_fixup_fdt always failing without /chosenSean Anderson2021-05-171-4/+7
| * riscv: Split SiFive CLINT support between SPL and U-Boot properBin Meng2021-05-175-5/+13
* | arm: octeontx2: Add dtsi/dts files for Octeon TX2 CN913x DBKonstantin Porotchkin2021-05-1611-0/+1004
* | arm64: mvebu: extend the mmio regionGrzegorz Jaszczyk2021-05-162-2/+4
* | arm64: mvebu: a8k: move firmware related definitions to fw infoGrzegorz Jaszczyk2021-05-161-0/+3
* | arm64: mvebu: do not map firmware RT service regionGrzegorz Jaszczyk2021-05-162-1/+24
* | arm64: mvebu: a8k: align memory regionsjinghua2021-05-161-55/+7
|/
* Merge https://source.denx.de/u-boot/custodians/u-boot-shTom Rini2021-05-141-0/+1
|\
| * ARM: renesas: Scrub duplicate memory nodes from DT on Gen3Marek Vasut2021-05-121-0/+1
* | Merge tag 'u-boot-amlogic-20210514' of https://source.denx.de/u-boot/custodia...Tom Rini2021-05-142-0/+14
|\ \
| * | ARM: dts: add missing -u-boot.dtsi to enable HDMI on Beelink GTKing/King-ProNeil Armstrong2021-05-142-0/+14
* | | Revert "riscv: cpu: fu740: clear feature disable CSR"Bin Meng2021-05-141-15/+0
* | | riscv: Don't reserve AI ram in k210 dtsSean Anderson2021-05-141-12/+0
* | | riscv: k210: Use AI as the parent clock of aisram, not PLL1Sean Anderson2021-05-141-1/+1
* | | riscv: k210: Rename airam to aisramSean Anderson2021-05-141-2/+2
generated by cgit (git 2.34.1) at 2025-04-21 13:11:05 +0000