summaryrefslogtreecommitdiffstats
path: root/arch/x86/cpu/intel_common
Commit message (Expand)AuthorAgeFilesLines
* x86: Add low-power subsystem (lpss) supportSimon Glass2019-12-152-0/+45
* x86: Add support for newer CAR schemesSimon Glass2019-12-153-0/+543
* x86: spi: Add helper functions for Intel Fast SPISimon Glass2019-12-152-0/+74
* common: Move board_get_usable_ram_top() out of common.hSimon Glass2019-12-021-0/+1
* x86: Add new common CPU functions for turbo/burst modeSimon Glass2019-10-081-0/+61
* x86: Add common functions for TDP and perf controlSimon Glass2019-10-081-0/+20
* x86: Add a common function to set CPU thermal targetSimon Glass2019-10-081-0/+22
* x86: Use a common definition of MSR_IA32_PERF_CTLSimon Glass2019-10-081-1/+1
* x86: fsp: Save usable RAM and hob_list in the handoff areaSimon Glass2019-10-081-0/+6
* x86: Move common Intel CPU info code into a functionSimon Glass2019-10-081-0/+13
* x86: Support TPL in Intel common codeSimon Glass2019-05-081-3/+6
* x86: Add common Intel code for SPLSimon Glass2019-05-082-0/+33
* x86: Allow 16-bit init to be in TPLSimon Glass2019-05-081-1/+1
* x86: Update a stale comment about ifdtoolSimon Glass2019-05-081-1/+1
* x86: Use microcode update from device tree for all processorsIvan Gorinov2018-07-022-3/+9
* x86: Rename efi-x86 target to efi-x86_appBin Meng2018-06-171-1/+1
* x86: ivybridge: Drop CONFIG_USBDEBUGBin Meng2018-06-131-5/+0
* SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini2018-05-079-19/+9
* libfdt: move headers to <linux/libfdt.h> and <linux/libfdt_env.h>Masahiro Yamada2018-03-051-1/+1
* dm: core: Replace of_offset with accessorSimon Glass2017-02-082-2/+2
* x86: Use X86_32BIT_INIT instead of X86_RESET_VECTORSimon Glass2017-02-061-4/+6
* x86: ivybridge: Allow microcode to be collatedSimon Glass2016-08-301-1/+11
* x86: Add debugging when a microcode update failsSimon Glass2016-08-301-1/+3
* dm: Rename disk uclass to ahciSimon Glass2016-05-171-1/+1
* x86: Add common SDRAM-init codeSimon Glass2016-03-172-0/+272
* x86: Move common PCH code into a common placeSimon Glass2016-03-172-0/+26
* x86: Update microcode for secondary CPUsSimon Glass2016-03-171-0/+2
* x86: Record the CPU details when starting each coreSimon Glass2016-03-171-1/+6
* x86: Move Intel Management Engine code to a common placeSimon Glass2016-03-173-0/+305
* x86: Rename PORT_RESET to IO_PORT_RESETSimon Glass2016-03-171-2/+2
* x86: Move common CPU code to its own placeSimon Glass2016-03-172-0/+112
* x86: Move common LPC code to its own placeSimon Glass2016-03-172-0/+101
* x86: Move microcode code to a common locationSimon Glass2016-03-173-1/+172
* x86: Move cache-as-RAM code into a common locationSimon Glass2016-03-172-0/+248
generated by cgit (git 2.34.1) at 2024-11-07 20:32:35 +0000