summaryrefslogtreecommitdiffstats
path: root/arch/riscv
Commit message (Expand)AuthorAgeFilesLines
* riscv: qemu: define standalone load addressLukas Auer2019-01-151-1/+1
* riscv: remove RISC-V standalone linker scriptLukas Auer2019-01-151-1/+0
* riscv: use invalidate/flush_*cache_range functions in cache.cLukas Auer2019-01-151-2/+2
* riscv: move the AX25-specific implementation of flush_dcache_allLukas Auer2019-01-152-6/+26
* riscv: clarify error message on undefined exceptionsLukas Auer2019-01-151-1/+2
* riscv: bootm: Support booting VxWorksBin Meng2018-12-311-1/+7
* riscv: Remove ae350.dtsBin Meng2018-12-181-229/+0
* riscv: bootm: Change to use boot_hart from global dataBin Meng2018-12-181-1/+1
* riscv: Save boot hart id to the global dataBin Meng2018-12-183-0/+24
* riscv: Adjust the _exit_trap() position to come before handle_trap()Bin Meng2018-12-181-32/+30
* riscv: Return to previous privilege level after trap handlingBin Meng2018-12-181-8/+0
* riscv: Fix context restore before returning from trap handlerBin Meng2018-12-181-1/+1
* riscv: Move trap handler codes to mtrap.SBin Meng2018-12-183-90/+112
* riscv: Do some basic architecture level cpu initializationBin Meng2018-12-181-1/+26
* riscv: Add indirect stringification to csr_xxx opsBin Meng2018-12-181-7/+9
* riscv: Update supports_extension() to use desc from cpu driverBin Meng2018-12-181-0/+26
* riscv: Add exception codes for xcause registerBin Meng2018-12-181-0/+15
* riscv: Add CSR numbersBin Meng2018-12-181-0/+221
* riscv: Remove non-DM version of print_cpuinfo()Bin Meng2018-12-181-37/+0
* riscv: Probe cpus during bootBin Meng2018-12-182-0/+27
* riscv: Enlarge the default SYS_MALLOC_F_LENBin Meng2018-12-181-0/+3
* riscv: qemu: Add platform-specific Kconfig optionsBin Meng2018-12-182-0/+12
* riscv: Implement riscv_get_time() API using rdtime instructionAnup Patel2018-12-183-0/+47
* riscv: Add a SYSCON driver for SiFive's Core Local InterruptorBin Meng2018-12-185-0/+116
* riscv: Introduce a Kconfig option for machine modeAnup Patel2018-12-181-5/+16
* riscv: ax25: Hide the ax25-specific Kconfig optionBin Meng2018-12-182-11/+18
* riscv: qemu: Create a simple-bus driver for the soc nodeBin Meng2018-12-181-0/+14
* riscv: add Kconfig entries for the code modelLukas Auer2018-12-182-1/+26
* riscv: ax25-ae350: Pass dtb address to u-boot with a1 registerRick Chen2018-12-051-2/+0
* riscv: Add kconfig option to run U-Boot in S-modeAnup Patel2018-12-054-17/+48
* riscv: efi: Generate Microsoft PE format compliant imagesBin Meng2018-12-021-6/+6
* riscv: cache: Implement i/dcache [status, enable, disable]Rick Chen2018-11-269-10/+146
* riscv: dts: Add ae350_32.dts for RV32IRick Chen2018-11-263-1/+458
* riscv: dts: Sync to Linux Kernel ae350 dts.Rick Chen2018-11-261-15/+92
* riscv: align bootm implementation with that of other architecturesLukas Auer2018-11-261-27/+70
* riscv: save hart ID and device tree passed by prior boot stageLukas Auer2018-11-262-2/+16
* riscv: do not blindly modify the mstatus CSRLukas Auer2018-11-261-4/+4
* riscv: remove unused labels in start.SLukas Auer2018-11-261-9/+0
* Drop CONFIG_INIT_CRITICALBin Meng2018-11-261-13/+0
* riscv: align mtvec on a 4-byte boundaryLukas Auer2018-11-261-1/+1
* riscv: fix inconsistent use of spaces and tabs in start.SLukas Auer2018-11-261-161/+161
* riscv: implement the invalidate_icache_* functionsLukas Auer2018-11-261-0/+10
* riscv: hang on unhandled exceptionsLukas Auer2018-11-261-0/+2
* riscv: treat undefined exception codes as reservedLukas Auer2018-11-261-2/+6
* riscv: complete the list of exception codesLukas Auer2018-11-261-1/+12
* riscv: do not reimplement generic io functionsLukas Auer2018-11-261-28/+3
* riscv: make use of the barrier functions from LinuxLukas Auer2018-11-262-7/+71
* riscv: fix use of incorrectly sized variablesLukas Auer2018-11-264-11/+15
* riscv: enable -fdata-sectionsLukas Auer2018-11-261-1/+2
* riscv: set -march and -mabi based on the Kconfig configurationLukas Auer2018-11-262-4/+20
generated by cgit (git 2.34.1) at 2025-02-01 11:41:53 +0000