summaryrefslogtreecommitdiffstats
path: root/kernel-armv7hl.config
diff options
context:
space:
mode:
authorJustin M. Forbes <jforbes@fedoraproject.org>2017-05-09 10:45:07 -0500
committerJustin M. Forbes <jforbes@fedoraproject.org>2017-05-09 10:45:07 -0500
commitbd32781ec227f8f38cc748c7769f9678b51db3a4 (patch)
treeaf43ae5f0f78852e6e13fb20215de311ed8b5ca8 /kernel-armv7hl.config
parent609ec0dfc995908764448e000173d4dd133160b8 (diff)
downloadkernel-bd32781ec227f8f38cc748c7769f9678b51db3a4.tar.gz
kernel-bd32781ec227f8f38cc748c7769f9678b51db3a4.tar.xz
kernel-bd32781ec227f8f38cc748c7769f9678b51db3a4.zip
Linux v4.11-11413-g2868b25
Diffstat (limited to 'kernel-armv7hl.config')
-rw-r--r--kernel-armv7hl.config9
1 files changed, 9 insertions, 0 deletions
diff --git a/kernel-armv7hl.config b/kernel-armv7hl.config
index 6c0f87db8..66e152d7a 100644
--- a/kernel-armv7hl.config
+++ b/kernel-armv7hl.config
@@ -4167,6 +4167,8 @@ CONFIG_PCF50633_GPIO=m
# CONFIG_PCH_GBE is not set
CONFIG_PCI_AARDVARK=y
# CONFIG_PCI_DEBUG is not set
+CONFIG_PCI_DRA7XX_EP=y
+CONFIG_PCI_DRA7XX_HOST=y
CONFIG_PCI_DRA7XX=y
CONFIG_PCIEAER_INJECT=m
CONFIG_PCIEAER=y
@@ -4178,12 +4180,17 @@ CONFIG_PCIE_DPC=y
# CONFIG_PCIE_DW_PLAT is not set
CONFIG_PCIE_DW=y
CONFIG_PCIE_ECRC=y
+CONFIG_PCI_ENDPOINT_CONFIGFS=y
+# CONFIG_PCI_ENDPOINT_TEST is not set
+CONFIG_PCI_ENDPOINT=y
+# CONFIG_PCI_EPF_TEST is not set
CONFIG_PCIEPORTBUS=y
CONFIG_PCIE_PTM=y
CONFIG_PCIE_QCOM=y
CONFIG_PCIE_ROCKCHIP=y
CONFIG_PCIE_XILINX=y
CONFIG_PCI_EXYNOS=y
+# CONFIG_PCI_FTPCI100 is not set
CONFIG_PCI_HERMES=m
CONFIG_PCI_HOST_GENERIC=y
CONFIG_PCI_IMX6=y
@@ -4196,6 +4203,7 @@ CONFIG_PCIPCWATCHDOG=m
CONFIG_PCI_PRI=y
# CONFIG_PCI_REALLOC_ENABLE_AUTO is not set
CONFIG_PCI_STUB=y
+CONFIG_PCI_SW_SWITCHTEC=m
CONFIG_PCI_TEGRA=y
CONFIG_PCI=y
CONFIG_PCMCIA_3C574=m
@@ -5249,6 +5257,7 @@ CONFIG_SERIAL_ST_ASC=y
CONFIG_SERIAL_TEGRA=y
# CONFIG_SERIAL_TIMBERDALE is not set
CONFIG_SERIAL_UARTLITE_CONSOLE=y
+CONFIG_SERIAL_UARTLITE_NR_UARTS=1
CONFIG_SERIAL_UARTLITE=y
CONFIG_SERIAL_XILINX_PS_UART_CONSOLE=y
CONFIG_SERIAL_XILINX_PS_UART=y