1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
|
/* -*- linux-c -*-
* IA64 register access functions
* Copyright (C) 2005 Intel Corporation.
*
* This file is part of systemtap, and is free software. You can
* redistribute it and/or modify it under the terms of the GNU General
* Public License (GPL); either version 2, or (at your option) any
* later version.
*/
#ifndef _REGS_IA64_C_
#define _REGS_IA64_C_
#if defined __ia64__
struct ia64_stap_get_arbsp_param {
unsigned long ip;
unsigned long *address;
};
static void ia64_stap_get_arbsp(struct unw_frame_info *info, void *arg)
{
unsigned long ip;
struct ia64_stap_get_arbsp_param *lp = arg;
do {
unw_get_ip(info, &ip);
if (ip == 0)
break;
if (ip == lp->ip) {
unw_get_bsp(info, (unsigned long*)&lp->address);
return;
}
} while (unw_unwind(info) >= 0);
lp->address = 0;
}
/*
* bspcache: get cached unwound address and
* set a probe local cache of the offset of unwound address.
*/
#define bspcache(cache, regs, pp)\
if(regs) {\
static unsigned __offset = 0; /* probe local cache */\
static const char * __pp = NULL; /* reference probe point */\
unsigned long *bsp;\
asm volatile("{ flushrs }\n"); /* flushrs for fixing bsp */\
bsp = (void*)ia64_getreg(_IA64_REG_AR_BSP);\
if (__offset == 0) {\
struct ia64_stap_get_arbsp_param pa;\
pa.ip = regs->cr_iip;\
unw_init_running(ia64_stap_get_arbsp, &pa);\
if (pa.address != 0) {\
__offset = ia64_rse_num_regs(pa.address, bsp)\
-(regs->cr_ifs & 127);\
__pp = (const char *)pp;\
cache = pa.address;\
}\
} else if (pp == __pp)\
cache = ia64_rse_skip_regs(bsp,\
-(__offset + (regs->cr_ifs & 127)));\
}
static long ia64_fetch_register(int regno, struct pt_regs *pt_regs, unsigned long **cache)
{
struct ia64_stap_get_arbsp_param pa;
if (regno == 12)
return pt_regs->r12;
if (regno >= 8 && regno <= 11)
return *(unsigned long *)(&pt_regs->r8 + regno - 8);
else if (regno < 32 || regno > 127)
return 0;
if (!*cache) {
pa.ip = pt_regs->cr_iip;
unw_init_running(ia64_stap_get_arbsp, &pa);
if (pa.address == 0)
return 0;
*cache = pa.address;
}
return *ia64_rse_skip_regs(*cache, regno-32);
}
static void ia64_store_register(int regno,
struct pt_regs *pt_regs,
unsigned long value)
{
struct ia64_stap_get_arbsp_param pa;
unsigned long rsc_save = 0;
unsigned long *addr;
if (regno >= 8 && regno <= 11) {
addr =&pt_regs->r8;
addr += regno - 8;
*(addr) = value;
}
else if (regno < 32 || regno > 127)
return;
pa.ip = pt_regs->cr_iip;
unw_init_running(ia64_stap_get_arbsp, &pa);
if (pa.address == 0)
return;
*ia64_rse_skip_regs(pa.address, regno-32) = value;
//Invalidate all stacked registers outside the current frame
asm volatile( "mov %0=ar.rsc;;\n\t"
"mov ar.rsc=0;;\n\t"
"{\n\tloadrs;;\n\t\n\t\n\t}\n\t"
"mov ar.rsc=%1\n\t"
:"=r" (rsc_save):"r" (rsc_save):"memory");
return;
}
#else /* if defined __ia64__ */
#define bspcache(cache, regs, pp) do {} while(0)
#endif /* if defined __ia64__ */
#endif /* _REGS_IA64_C_ */
|
