summaryrefslogtreecommitdiffstats
path: root/source4/scripting/python/samba
Commit message (Expand)AuthorAgeFilesLines
* s3_upgrade: Set the administrator password on upgradeAmitay Isaacs2011-08-191-2/+22
* s3_upgrade: Do not add administrator and root accounts from s3 to s4Amitay Isaacs2011-08-191-0/+2
* python-samba3: Secrets file loaded from private dir, not lib dirAmitay Isaacs2011-08-192-2/+8
* s3upgrade: Add idmap migration, users/groups importAmitay Isaacs2011-08-191-40/+193
* provision: Add idmap database handle to the result of provisionAmitay Isaacs2011-08-191-0/+2
* samba3-python: Add methods to get any entry (user/group) and its sid from idmapAmitay Isaacs2011-08-191-0/+14
* samba-tool: changed samba-tool user delete to use samdb instead of Net()Andrew Tridgell2011-08-181-9/+17
* s4-samdb: added deleteuser() to samdbAndrew Tridgell2011-08-181-0/+23
* s4-provision Add support for fixing the DC rid to a particular valueAndrew Bartlett2011-08-132-16/+29
* upgrade: Add missing bits for the s3 to s4 upgrade scriptAmitay Isaacs2011-08-131-32/+73
* py-samba3: Create samba3 python package to hold other modulesAmitay Isaacs2011-08-131-18/+18
* s4-scripting Rename passdb upgrade routine to avoid conflict with upgradeprov...Andrew Bartlett2011-08-131-2/+2
* samba-tool: Remove gpo setacl commandAmitay Isaacs2011-08-131-5/+0
* s3:samba-tool: add --domain-critical-only to "samba-tool domain join"Stefan Metzmacher2011-08-121-3/+9
* s4:py/samba/join: add domain_critical_only=False to join_DC/join_RODCStefan Metzmacher2011-08-121-3/+10
* s4:py/samba/drs_utils: pass down req/req_level to self.net.replicate_chunk()Stefan Metzmacher2011-08-121-1/+2
* s4-dbcheck: offer to fix dsServiceName to be in GUID formAndrew Tridgell2011-08-121-0/+43
* s4-join: make dsServiceName a GUID in @ROOTDSE on joinAndrew Tridgell2011-08-121-3/+5
* s4-provision: create dsServiceName in @ROOTDSE in GUID formAndrew Tridgell2011-08-121-1/+2
* s4-pysamba: fixed double conversion of int32Andrew Tridgell2011-08-091-1/+1
* s4-samdb: support relative paths in SamDB() connectAndrew Tridgell2011-08-091-1/+2
* pysamdb: move normalise_int32() to common moduleAndrew Tridgell2011-08-092-7/+7
* sd_utils: Fix some formatting, add module docstring.Jelmer Vernooij2011-08-071-3/+5
* s4:netcmd/gpo.py: we don't need to set autogenerated attributesStefan Metzmacher2011-08-061-21/+11
* s4-samdb: save the url in the samdb classAndrew Tridgell2011-08-041-0/+3
* samba-tool: Rename samba-tool command gpo2 --> gpoAmitay Isaacs2011-08-031-1/+1
* samba-tool: Add implementation of gpo create commandAmitay Isaacs2011-08-031-1/+176
* samba-tool: Add functions to create directories and copy files over SMB shareAmitay Isaacs2011-08-031-0/+32
* samba-tool: Rename copy_directory_recurse to copy_directory_remote_to_localAmitay Isaacs2011-08-031-11/+19
* samba-tool: Addd functions to print GPO flags and GPlink optionsAmitay Isaacs2011-08-031-28/+22
* dbcheck: Cancel transaction if operation fails.Jelmer Vernooij2011-08-021-10/+15
* acl: Improve error message when setting acls fails.Jelmer Vernooij2011-08-011-4/+12
* samba-tool: use ldb.binary_encode() on search expression elementsAndrew Tridgell2011-07-299-24/+27
* samba-tool: fixed binary encoding of usernames in setpasswordAndrew Tridgell2011-07-291-2/+2
* samba-tool: ensure prompting of passwords is in the right orderAndrew Tridgell2011-07-281-1/+3
* samba-tool: Added gpo fetch command implementation using python smb module.Amitay Isaacs2011-07-281-0/+94
* samba-tool: Change samba-tool gpo semantics (use gpo name instead of dn)Amitay Isaacs2011-07-281-78/+124
* samba-tool: Add user password command to change user's own passwordAmitay Isaacs2011-07-281-0/+33
* samba-tool: Python routine to find writable/ldap-capable DCAmitay Isaacs2011-07-281-0/+13
* samba-tool: Raise exception on errors and report using base classAmitay Isaacs2011-07-281-10/+3
* samba-tool: Display Usage line and list commands alphabeticallyAmitay Isaacs2011-07-281-3/+6
* samba-tool: Replace C version of samba-tool with python versionAmitay Isaacs2011-07-281-70/+0
* samba-tool: Added python version of samba-toolAmitay Isaacs2011-07-281-0/+70
* samba-tool: Reimplement GPO functions in pythonAmitay Isaacs2011-07-281-11/+412
* samba-tool: Removed newuserGiampaolo Lauria2011-07-282-94/+0
* samba-tool: Changed "user add" implementationGiampaolo Lauria2011-07-281-13/+60
* samba-tool: add -H or --URL where necessaryGiampaolo Lauria2011-07-287-19/+32
* s4:samba-tool: ldapcmp needs CredentialsOptionsDoubleStefan Metzmacher2011-07-261-0/+6
* s4-param: use "state directory" and "cache directory" optionsBjörn Baumbach2011-07-211-5/+5
* samba-tool: make sure we exit with an error on a bad commandAndrew Tridgell2011-07-211-1/+2
spi_init_f * * Description: Init SPI-Controller (ROM part) * * return: --- * * *********************************************************************** */ void spi_init_f (void) { int i; volatile immap_t *immr; volatile qsmcm5xx_t *qsmcm; immr = (immap_t *) CFG_IMMR; qsmcm = (qsmcm5xx_t *)&immr->im_qsmcm; qsmcm->qsmcm_qsmcr = 0; /* all accesses enabled */ qsmcm->qsmcm_qspi_il = 0; /* lowest IRQ */ /* -------------------------------------------- * GPIO or per. Function * PQSPAR[00] = 0 reserved * PQSPAR[01] = 1 [0x4000] -> PERI: (SPICS3) * PQSPAR[02] = 0 [0x0000] -> GPIO * PQSPAR[03] = 0 [0x0000] -> GPIO * PQSPAR[04] = 1 [0x0800] -> PERI: (SPICS0) * PQSPAR[05] = 0 reseved * PQSPAR[06] = 1 [0x0200] -> PERI: (SPIMOSI) * PQSPAR[07] = 1 [0x0100] -> PERI: (SPIMISO) * -------------------------------------------- */ qsmcm->qsmcm_pqspar = 0x3 | (CFG_SPI_CS_USED << 3); /* -------------------------------------------- * DDRQS[00] = 0 reserved * DDRQS[01] = 1 [0x0040] -> SPICS3 Output * DDRQS[02] = 0 [0x0000] -> GPIO Output * DDRQS[03] = 0 [0x0000] -> GPIO Output * DDRQS[04] = 1 [0x0008] -> SPICS0 Output * DDRQS[05] = 1 [0x0004] -> SPICLK Output * DDRQS[06] = 1 [0x0002] -> SPIMOSI Output * DDRQS[07] = 0 [0x0001] -> SPIMISO Input * -------------------------------------------- */ qsmcm->qsmcm_ddrqs = 0x7E; /* -------------------------------------------- * Base state for used SPI CS pins, if base = 0 active must be 1 * PORTQS[00] = 0 reserved * PORTQS[01] = 0 reserved * PORTQS[02] = 0 reserved * PORTQS[03] = 0 reserved * PORTQS[04] = 0 [0x0000] RxD2 * PORTQS[05] = 1 [0x0400] TxD2 * PORTQS[06] = 0 [0x0000] RxD1 * PORTQS[07] = 1 [0x0100] TxD1 * PORTQS[08] = 0 reserved * PORTQS[09] = 0 [0x0000] -> SPICS3 Base Output * PORTQS[10] = 0 [0x0000] -> SPICS2 Base Output * PORTQS[11] = 0 [0x0000] -> SPICS1 Base Output * PORTQS[12] = 0 [0x0000] -> SPICS0 Base Output * PORTQS[13] = 0 [0x0004] -> SPICLK Output * PORTQS[14] = 0 [0x0002] -> SPIMOSI Output * PORTQS[15] = 0 [0x0001] -> SPIMISO Input * -------------------------------------------- */ qsmcm->qsmcm_portqs |= (CFG_SPI_CS_BASE << 3); /* -------------------------------------------- * Controll Register 0 * SPCR0[00] = 1 (0x8000) Master * SPCR0[01] = 0 (0x0000) Wired-Or * SPCR0[2..5] = (0x2000) Bits per transfer (default 8) * SPCR0[06] = 0 (0x0000) Normal polarity * SPCR0[07] = 0 (0x0000) Normal Clock Phase * SPCR0[08..15] = 14 1.4MHz */ qsmcm->qsmcm_spcr0=0xA00E; /* -------------------------------------------- * Controll Register 1 * SPCR1[00] = 0 (0x0000) QSPI enabled * SPCR1[1..7] = (0x7F00) Delay before Transfer * SPCR1[8..15] = (0x0000) Delay After transfer (204.8usec@40MHz) */ qsmcm->qsmcm_spcr1=0x7F00; /* -------------------------------------------- * Controll Register 2 * SPCR2[00] = 0 (0x0000) SPI IRQs Disabeld * SPCR2[01] = 0 (0x0000) No Wrap around * SPCR2[02] = 0 (0x0000) Wrap to 0 * SPCR2[3..7] = (0x0000) End Queue pointer = 0 * SPCR2[8..10] = 0 (0x0000) reserved * SPCR2[11..15] = 0 (0x0000) NewQueue Address = 0 */ qsmcm->qsmcm_spcr2=0x0000; /* -------------------------------------------- * Controll Register 3 * SPCR3[00..04] = 0 (0x0000) reserved * SPCR3[05] = 0 (0x0000) Feedback disabled * SPCR3[06] = 0 (0x0000) IRQ on HALTA & MODF disabled * SPCR3[07] = 0 (0x0000) Not halted */ qsmcm->qsmcm_spcr3=0x00; /* -------------------------------------------- * SPSR (Controll Register 3) Read only/ reset Flags 08,09,10 * SPCR3[08] = 1 (0x80) QSPI finished * SPCR3[09] = 1 (0x40) Mode Fault Flag * SPCR3[10] = 1 (0x20) HALTA * SPCR3[11..15] = 0 (0x0000) Last executed command */ qsmcm->qsmcm_spsr=0xE0; /*------------------------------------------- * Setup RAM */ for(i=0;i<32;i++) { qsmcm->qsmcm_recram[i]=0x0000; qsmcm->qsmcm_tranram[i]=0x0000; qsmcm->qsmcm_comdram[i]=0x00; } return; } /* ************************************************************************** * * Function: spi_init_r * Dummy, all initializations have been done in spi_init_r * *********************************************************************** */ void spi_init_r (void) { return; } /**************************************************************************** * Function: spi_write **************************************************************************** */ ssize_t short_spi_write (uchar *addr, int alen, uchar *buffer, int len) { int i,dlen; volatile immap_t *immr; volatile qsmcm5xx_t *qsmcm; immr = (immap_t *) CFG_IMMR; qsmcm = (qsmcm5xx_t *)&immr->im_qsmcm; for(i=0;i<32;i++) { qsmcm->qsmcm_recram[i]=0x0000; qsmcm->qsmcm_tranram[i]=0x0000; qsmcm->qsmcm_comdram[i]=0x00; } qsmcm->qsmcm_tranram[0] = SPI_EEPROM_WREN; /* write enable */ spi_xfer(1); i=0; qsmcm->qsmcm_tranram[i++] = SPI_EEPROM_WRITE; /* WRITE memory array */ qsmcm->qsmcm_tranram[i++] = addr[0]; qsmcm->qsmcm_tranram[i++] = addr[1]; for(dlen=0;dlen<len;dlen++) { qsmcm->qsmcm_tranram[i+dlen] = buffer[dlen]; /* WRITE memory array */ } /* transmit it */ spi_xfer(i+dlen); /* ignore received data */ for (i = 0; i < 1000; i++) { qsmcm->qsmcm_tranram[0] = SPI_EEPROM_RDSR; /* read status */ qsmcm->qsmcm_tranram[1] = 0; spi_xfer(2); if (!(qsmcm->qsmcm_recram[1] & 1)) { break; } udelay(1000); } if (i >= 1000) { printf ("*** spi_write: Time out while writing!\n"); } return len; } #define TRANSFER_LEN 16 ssize_t spi_write (uchar *addr, int alen, uchar *buffer, int len) { int index,i,newlen; uchar newaddr[2]; int curraddr; curraddr=(addr[alen-2]<<8)+addr[alen-1]; i=len; index=0; do { newaddr[1]=(curraddr & 0xff); newaddr[0]=((curraddr>>8) & 0xff); if(i>TRANSFER_LEN) { newlen=TRANSFER_LEN; i-=TRANSFER_LEN; } else { newlen=i; i=0; } short_spi_write (newaddr, 2, &buffer[index], newlen); index+=newlen; curraddr+=newlen; }while(i); return (len); } /**************************************************************************** * Function: spi_read **************************************************************************** */ ssize_t short_spi_read (uchar *addr, int alen, uchar *buffer, int len) { int i; volatile immap_t *immr; volatile qsmcm5xx_t *qsmcm; immr = (immap_t *) CFG_IMMR; qsmcm = (qsmcm5xx_t *)&immr->im_qsmcm; for(i=0;i<32;i++) { qsmcm->qsmcm_recram[i]=0x0000; qsmcm->qsmcm_tranram[i]=0x0000; qsmcm->qsmcm_comdram[i]=0x00; } i=0; qsmcm->qsmcm_tranram[i++] = (SPI_EEPROM_READ); /* READ memory array */ qsmcm->qsmcm_tranram[i++] = addr[0] & 0xff; qsmcm->qsmcm_tranram[i++] = addr[1] & 0xff; spi_xfer(3 + len); for(i=0;i<len;i++) { *buffer++=(char)qsmcm->qsmcm_recram[i+3]; } return len; } ssize_t spi_read (uchar *addr, int alen, uchar *buffer, int len) { int index,i,newlen; uchar newaddr[2]; int curraddr; curraddr=(addr[alen-2]<<8)+addr[alen-1]; i=len; index=0; do { newaddr[1]=(curraddr & 0xff); newaddr[0]=((curraddr>>8) & 0xff); if(i>TRANSFER_LEN) { newlen=TRANSFER_LEN; i-=TRANSFER_LEN; } else { newlen=i; i=0; } short_spi_read (newaddr, 2, &buffer[index], newlen); index+=newlen; curraddr+=newlen; }while(i); return (len); } /**************************************************************************** * Function: spi_xfer **************************************************************************** */ ssize_t spi_xfer (size_t count) { volatile immap_t *immr; volatile qsmcm5xx_t *qsmcm; int i; int tm; ushort status; immr = (immap_t *) CFG_IMMR; qsmcm = (qsmcm5xx_t *)&immr->im_qsmcm; DPRINT (("*** spi_xfer entered count %d***\n",count)); /* Set CS for device */ for(i=0;i<(count-1);i++) qsmcm->qsmcm_comdram[i] = 0x80 | CFG_SPI_CS_ACT; /* CS3 is connected to the SPI EEPROM */ qsmcm->qsmcm_comdram[i] = CFG_SPI_CS_ACT; /* CS3 is connected to the SPI EEPROM */ qsmcm->qsmcm_spcr2=((count-1)&0x1F)<<8; DPRINT (("*** spi_xfer: Bytes to be xferred: %d ***\n", count)); qsmcm->qsmcm_spsr=0xE0; /* clear all flags */ /* start spi transfer */ DPRINT (("*** spi_xfer: Performing transfer ...\n")); qsmcm->qsmcm_spcr1 |= 0x8000; /* Start transmit */ /* -------------------------------- * Wait for SPI transmit to get out * or time out (1 second = 1000 ms) * -------------------------------- */ for (tm=0; tm<1000; ++tm) { status=qsmcm->qsmcm_spcr1; if((status & 0x8000)==0) break; udelay (1000); } if (tm >= 1000) { printf ("*** spi_xfer: Time out while xferring to/from SPI!\n"); } #ifdef DEBUG printf ("\nspi_xfer: txbuf after xfer\n"); memdump ((void *) qsmcm->qsmcm_tranram, 32); /* dump of txbuf before transmit */ printf ("spi_xfer: rxbuf after xfer\n"); memdump ((void *) qsmcm->qsmcm_recram, 32); /* dump of rxbuf after transmit */ printf ("\nspi_xfer: commbuf after xfer\n"); memdump ((void *) qsmcm->qsmcm_comdram, 32); /* dump of txbuf before transmit */ printf ("\n"); #endif return count; } #endif /* CONFIG_SPI */