summaryrefslogtreecommitdiffstats
path: root/Documentation/powerpc/dts-bindings/fsl/sata.txt
diff options
context:
space:
mode:
authorKumar Gala <galak@kernel.crashing.org>2008-07-07 11:28:33 -0500
committerKumar Gala <galak@kernel.crashing.org>2008-07-14 07:55:46 -0500
commitd0fc2eaaf4c56a95f5ed29b6bfb609e19714fc16 (patch)
tree49b2fc779d4d051884d2dbc2c264ef608662312c /Documentation/powerpc/dts-bindings/fsl/sata.txt
parentb93eeba49efb30f88a83fc97ad22c255605654a1 (diff)
downloadkernel-crypto-d0fc2eaaf4c56a95f5ed29b6bfb609e19714fc16.tar.gz
kernel-crypto-d0fc2eaaf4c56a95f5ed29b6bfb609e19714fc16.tar.xz
kernel-crypto-d0fc2eaaf4c56a95f5ed29b6bfb609e19714fc16.zip
powerpc/fsl: Refactor device bindings
Moved Freescale SoC related bindings out of booting-without-of.txt and into their own files. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Diffstat (limited to 'Documentation/powerpc/dts-bindings/fsl/sata.txt')
-rw-r--r--Documentation/powerpc/dts-bindings/fsl/sata.txt29
1 files changed, 29 insertions, 0 deletions
diff --git a/Documentation/powerpc/dts-bindings/fsl/sata.txt b/Documentation/powerpc/dts-bindings/fsl/sata.txt
new file mode 100644
index 00000000000..b46bcf46c3d
--- /dev/null
+++ b/Documentation/powerpc/dts-bindings/fsl/sata.txt
@@ -0,0 +1,29 @@
+* Freescale 8xxx/3.0 Gb/s SATA nodes
+
+SATA nodes are defined to describe on-chip Serial ATA controllers.
+Each SATA port should have its own node.
+
+Required properties:
+- compatible : compatible list, contains 2 entries, first is
+ "fsl,CHIP-sata", where CHIP is the processor
+ (mpc8315, mpc8379, etc.) and the second is
+ "fsl,pq-sata"
+- interrupts : <interrupt mapping for SATA IRQ>
+- cell-index : controller index.
+ 1 for controller @ 0x18000
+ 2 for controller @ 0x19000
+ 3 for controller @ 0x1a000
+ 4 for controller @ 0x1b000
+
+Optional properties:
+- interrupt-parent : optional, if needed for interrupt mapping
+- reg : <registers mapping>
+
+Example:
+ sata@18000 {
+ compatible = "fsl,mpc8379-sata", "fsl,pq-sata";
+ reg = <0x18000 0x1000>;
+ cell-index = <1>;
+ interrupts = <2c 8>;
+ interrupt-parent = < &ipic >;
+ };