blob: 6997ac1b171e3f0f2aa83bf33b29e815d8efd96f (
plain)
1
2
3
4
5
6
7
8
9
10
11
|
--- u-boot-2013.07/include/configs/omap4_common.h.orig 2013-09-01 19:46:54.646300234 +0100
+++ u-boot-2013.07/include/configs/omap4_common.h 2013-09-01 19:47:11.972540353 +0100
@@ -255,8 +255,6 @@
#define CONFIG_SYS_CACHELINE_SIZE 32
/* Defines for SDRAM init */
-#define CONFIG_SYS_EMIF_PRECALCULATED_TIMING_REGS
-
#ifndef CONFIG_SYS_EMIF_PRECALCULATED_TIMING_REGS
#define CONFIG_SYS_AUTOMATIC_SDRAM_DETECTION
#define CONFIG_SYS_DEFAULT_LPDDR2_TIMINGS
|
