summaryrefslogtreecommitdiffstats
path: root/drivers/watchdog/mpc8xx_wdt.c
blob: c8b104d8f567211a4d4fb75dccbb8275baf2b7c9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2017 CS Systemes d'Information
 */

#include <common.h>
#include <env.h>
#include <dm.h>
#include <wdt.h>
#include <mpc8xx.h>
#include <asm/cpm_8xx.h>
#include <asm/io.h>

void hw_watchdog_reset(void)
{
	immap_t __iomem *immap = (immap_t __iomem *)CONFIG_SYS_IMMR;

	out_be16(&immap->im_siu_conf.sc_swsr, 0x556c);	/* write magic1 */
	out_be16(&immap->im_siu_conf.sc_swsr, 0xaa39);	/* write magic2 */
}

static int mpc8xx_wdt_start(struct udevice *dev, u64 timeout, ulong flags)
{
	immap_t __iomem *immap = (immap_t __iomem *)CONFIG_SYS_IMMR;
	u32 val = CONFIG_SYS_SYPCR;
	const char *mode = env_get("watchdog_mode");

	if (strcmp(mode, "off") == 0)
		val = val & ~(SYPCR_SWE | SYPCR_SWRI);
	else if (strcmp(mode, "nmi") == 0)
		val = (val & ~SYPCR_SWRI) | SYPCR_SWE;

	out_be32(&immap->im_siu_conf.sc_sypcr, val);

	if (!(in_be32(&immap->im_siu_conf.sc_sypcr) & SYPCR_SWE))
		return -EBUSY;
	return 0;

}

static int mpc8xx_wdt_stop(struct udevice *dev)
{
	immap_t __iomem *immap = (immap_t __iomem *)CONFIG_SYS_IMMR;

	out_be32(&immap->im_siu_conf.sc_sypcr, CONFIG_SYS_SYPCR & ~SYPCR_SWE);

	if (in_be32(&immap->im_siu_conf.sc_sypcr) & SYPCR_SWE)
		return -EBUSY;
	return 0;
}

static int mpc8xx_wdt_reset(struct udevice *dev)
{
	hw_watchdog_reset();

	return 0;
}

static const struct wdt_ops mpc8xx_wdt_ops = {
	.start = mpc8xx_wdt_start,
	.reset = mpc8xx_wdt_reset,
	.stop = mpc8xx_wdt_stop,
};

static const struct udevice_id mpc8xx_wdt_ids[] = {
	{ .compatible = "fsl,pq1-wdt" },
	{}
};

U_BOOT_DRIVER(wdt_mpc8xx) = {
	.name = "wdt_mpc8xx",
	.id = UCLASS_WDT,
	.of_match = mpc8xx_wdt_ids,
	.ops = &mpc8xx_wdt_ops,
};