blob: d663389e6083aa10463a98bc82bd57c7456c4908 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
|
/* SPDX-License-Identifier: BSD-3-Clause */
/*
* Cadence DDR Driver
*
* Copyright (C) 2012-2021 Cadence Design Systems, Inc.
* Copyright (C) 2018-2021 Texas Instruments Incorporated - https://www.ti.com/
*/
#ifndef LPDDR4_16BIT_H
#define LPDDR4_16BIT_H
#define DSLICE_NUM (2U)
#define ASLICE_NUM (3U)
#ifdef __cplusplus
extern "C" {
#endif
#define DSLICE0_REG_COUNT (126U)
#define DSLICE1_REG_COUNT (126U)
#define ASLICE0_REG_COUNT (42U)
#define ASLICE1_REG_COUNT (42U)
#define ASLICE2_REG_COUNT (42U)
#define PHY_CORE_REG_COUNT (126U)
#define GRP_SHIFT 1
#define INT_SHIFT 2
#ifdef __cplusplus
}
#endif
#endif /* LPDDR4_16BIT_H */
|
