1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
|
// SPDX-License-Identifier: GPL-2.0+
/*
* (C) Copyright 2016 Nexell
* DeokJin, Lee <truevirtue@nexell.co.kr>
*/
#include <common.h>
#include <dm.h>
#include <errno.h>
#include <malloc.h>
#include <asm/global_data.h>
#include <asm/io.h>
#include <asm/gpio.h>
DECLARE_GLOBAL_DATA_PTR;
struct nx_gpio_regs {
u32 data; /* Data register */
u32 outputenb; /* Output Enable register */
u32 detmode[2]; /* Detect Mode Register */
u32 intenb; /* Interrupt Enable Register */
u32 det; /* Event Detect Register */
u32 pad; /* Pad Status Register */
};
struct nx_alive_gpio_regs {
u32 pwrgate; /* Power Gating Register */
u32 reserved0[28]; /* Reserved0 */
u32 outputenb_reset;/* Alive GPIO Output Enable Reset Register */
u32 outputenb; /* Alive GPIO Output Enable Register */
u32 outputenb_read; /* Alive GPIO Output Read Register */
u32 reserved1[3]; /* Reserved1 */
u32 pad_reset; /* Alive GPIO Output Reset Register */
u32 data; /* Alive GPIO Output Register */
u32 pad_read; /* Alive GPIO Pad Read Register */
u32 reserved2[33]; /* Reserved2 */
u32 pad; /* Alive GPIO Input Value Register */
};
struct nx_gpio_plat {
void *regs;
int gpio_count;
const char *bank_name;
};
static int nx_alive_gpio_is_check(struct udevice *dev)
{
struct nx_gpio_plat *plat = dev_get_plat(dev);
const char *bank_name = plat->bank_name;
if (!strcmp(bank_name, "gpio_alv"))
return 1;
return 0;
}
static int nx_alive_gpio_direction_input(struct udevice *dev, unsigned int pin)
{
struct nx_gpio_plat *plat = dev_get_plat(dev);
struct nx_alive_gpio_regs *const regs = plat->regs;
setbits_le32(®s->outputenb_reset, 1 << pin);
return 0;
}
static int nx_alive_gpio_direction_output(struct udevice *dev, unsigned int pin,
int val)
{
struct nx_gpio_plat *plat = dev_get_plat(dev);
struct nx_alive_gpio_regs *const regs = plat->regs;
if (val)
setbits_le32(®s->data, 1 << pin);
else
setbits_le32(®s->pad_reset, 1 << pin);
setbits_le32(®s->outputenb, 1 << pin);
return 0;
}
static int nx_alive_gpio_get_value(struct udevice *dev, unsigned int pin)
{
struct nx_gpio_plat *plat = dev_get_plat(dev);
struct nx_alive_gpio_regs *const regs = plat->regs;
unsigned int mask = 1UL << pin;
unsigned int value;
value = (readl(®s->pad_read) & mask) >> pin;
return value;
}
static int nx_alive_gpio_set_value(struct udevice *dev, unsigned int pin,
int val)
{
struct nx_gpio_plat *plat = dev_get_plat(dev);
struct nx_alive_gpio_regs *const regs = plat->regs;
if (val)
setbits_le32(®s->data, 1 << pin);
else
clrbits_le32(®s->pad_reset, 1 << pin);
return 0;
}
static int nx_alive_gpio_get_function(struct udevice *dev, unsigned int pin)
{
struct nx_gpio_plat *plat = dev_get_plat(dev);
struct nx_alive_gpio_regs *const regs = plat->regs;
unsigned int mask = (1UL << pin);
unsigned int output;
output = readl(®s->outputenb_read) & mask;
if (output)
return GPIOF_OUTPUT;
else
return GPIOF_INPUT;
}
static int nx_gpio_direction_input(struct udevice *dev, unsigned int pin)
{
struct nx_gpio_plat *plat = dev_get_plat(dev);
struct nx_gpio_regs *const regs = plat->regs;
if (nx_alive_gpio_is_check(dev))
return nx_alive_gpio_direction_input(dev, pin);
clrbits_le32(®s->outputenb, 1 << pin);
return 0;
}
static int nx_gpio_direction_output(struct udevice *dev, unsigned int pin,
int val)
{
struct nx_gpio_plat *plat = dev_get_plat(dev);
struct nx_gpio_regs *const regs = plat->regs;
if (nx_alive_gpio_is_check(dev))
return nx_alive_gpio_direction_output(dev, pin, val);
if (val)
setbits_le32(®s->data, 1 << pin);
else
clrbits_le32(®s->data, 1 << pin);
setbits_le32(®s->outputenb, 1 << pin);
return 0;
}
static int nx_gpio_get_value(struct udevice *dev, unsigned int pin)
{
struct nx_gpio_plat *plat = dev_get_plat(dev);
struct nx_gpio_regs *const regs = plat->regs;
unsigned int mask = 1UL << pin;
unsigned int value;
if (nx_alive_gpio_is_check(dev))
return nx_alive_gpio_get_value(dev, pin);
value = (readl(®s->pad) & mask) >> pin;
return value;
}
static int nx_gpio_set_value(struct udevice *dev, unsigned int pin, int val)
{
struct nx_gpio_plat *plat = dev_get_plat(dev);
struct nx_gpio_regs *const regs = plat->regs;
if (nx_alive_gpio_is_check(dev))
return nx_alive_gpio_set_value(dev, pin, val);
if (val)
setbits_le32(®s->data, 1 << pin);
else
clrbits_le32(®s->data, 1 << pin);
return 0;
}
static int nx_gpio_get_function(struct udevice *dev, unsigned int pin)
{
struct nx_gpio_plat *plat = dev_get_plat(dev);
struct nx_gpio_regs *const regs = plat->regs;
unsigned int mask = (1UL << pin);
unsigned int output;
if (nx_alive_gpio_is_check(dev))
return nx_alive_gpio_get_function(dev, pin);
output = readl(®s->outputenb) & mask;
if (output)
return GPIOF_OUTPUT;
else
return GPIOF_INPUT;
}
static int nx_gpio_probe(struct udevice *dev)
{
struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev);
struct nx_gpio_plat *plat = dev_get_plat(dev);
uc_priv->gpio_count = plat->gpio_count;
uc_priv->bank_name = plat->bank_name;
return 0;
}
static int nx_gpio_of_to_plat(struct udevice *dev)
{
struct nx_gpio_plat *plat = dev_get_plat(dev);
plat->regs = map_physmem(devfdt_get_addr(dev),
sizeof(struct nx_gpio_regs),
MAP_NOCACHE);
plat->gpio_count = dev_read_s32_default(dev, "nexell,gpio-bank-width",
32);
plat->bank_name = dev_read_string(dev, "gpio-bank-name");
return 0;
}
static const struct dm_gpio_ops nx_gpio_ops = {
.direction_input = nx_gpio_direction_input,
.direction_output = nx_gpio_direction_output,
.get_value = nx_gpio_get_value,
.set_value = nx_gpio_set_value,
.get_function = nx_gpio_get_function,
};
static const struct udevice_id nx_gpio_ids[] = {
{ .compatible = "nexell,nexell-gpio" },
{ }
};
U_BOOT_DRIVER(nx_gpio) = {
.name = "nx_gpio",
.id = UCLASS_GPIO,
.of_match = nx_gpio_ids,
.ops = &nx_gpio_ops,
.of_to_plat = nx_gpio_of_to_plat,
.plat_auto = sizeof(struct nx_gpio_plat),
.probe = nx_gpio_probe,
};
|
