1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright (C) 2016 Atmel Corporation
* Wenyou.Yang <wenyou.yang@atmel.com>
*/
#include <common.h>
#include <clk-uclass.h>
#include <dm.h>
#include <log.h>
#include <dm/lists.h>
#include <dm/util.h>
#include "pmc.h"
DECLARE_GLOBAL_DATA_PTR;
static const struct udevice_id at91_pmc_match[] = {
{ .compatible = "atmel,at91rm9200-pmc" },
{ .compatible = "atmel,at91sam9260-pmc" },
{ .compatible = "atmel,at91sam9g45-pmc" },
{ .compatible = "atmel,at91sam9n12-pmc" },
{ .compatible = "atmel,at91sam9x5-pmc" },
{ .compatible = "atmel,sama5d3-pmc" },
{ .compatible = "atmel,sama5d2-pmc" },
{}
};
U_BOOT_DRIVER(atmel_at91rm9200_pmc) = {
.name = "atmel_at91rm9200_pmc",
.id = UCLASS_SIMPLE_BUS,
.of_match = at91_pmc_match,
};
U_BOOT_DRIVER_ALIAS(atmel_at91rm9200_pmc, atmel_at91sam9260_pmc)
/*---------------------------------------------------------*/
int at91_pmc_core_probe(struct udevice *dev)
{
struct pmc_platdata *plat = dev_get_platdata(dev);
dev = dev_get_parent(dev);
plat->reg_base = dev_read_addr_ptr(dev);
return 0;
}
/**
* at91_clk_sub_device_bind() - for the at91 clock driver
* Recursively bind its children as clk devices.
*
* @return: 0 on success, or negative error code on failure
*/
int at91_clk_sub_device_bind(struct udevice *dev, const char *drv_name)
{
const void *fdt = gd->fdt_blob;
int offset = dev_of_offset(dev);
bool pre_reloc_only = !(gd->flags & GD_FLG_RELOC);
const char *name;
int ret;
for (offset = fdt_first_subnode(fdt, offset);
offset > 0;
offset = fdt_next_subnode(fdt, offset)) {
if (pre_reloc_only &&
!ofnode_pre_reloc(offset_to_ofnode(offset)))
continue;
/*
* If this node has "compatible" property, this is not
* a clock sub-node, but a normal device. skip.
*/
fdt_get_property(fdt, offset, "compatible", &ret);
if (ret >= 0)
continue;
if (ret != -FDT_ERR_NOTFOUND)
return ret;
name = fdt_get_name(fdt, offset, NULL);
if (!name)
return -EINVAL;
ret = device_bind_driver_to_node(dev, drv_name, name,
offset_to_ofnode(offset), NULL);
if (ret)
return ret;
}
return 0;
}
int at91_clk_of_xlate(struct clk *clk, struct ofnode_phandle_args *args)
{
int periph;
if (args->args_count) {
debug("Invalid args_count: %d\n", args->args_count);
return -EINVAL;
}
periph = fdtdec_get_uint(gd->fdt_blob, dev_of_offset(clk->dev), "reg",
-1);
if (periph < 0)
return -EINVAL;
clk->id = periph;
return 0;
}
int at91_clk_probe(struct udevice *dev)
{
struct udevice *dev_periph_container, *dev_pmc;
struct pmc_platdata *plat = dev_get_platdata(dev);
dev_periph_container = dev_get_parent(dev);
dev_pmc = dev_get_parent(dev_periph_container);
plat->reg_base = dev_read_addr_ptr(dev_pmc);
return 0;
}
/**
* pmc_read() - read content at address base + off into val
*
* @base: base address
* @off: offset to read from
* @val: where the content of base + off is stored
*
* @return: void
*/
void pmc_read(void __iomem *base, unsigned int off, unsigned int *val)
{
*val = readl(base + off);
}
/**
* pmc_write() - write content of val at address base + off
*
* @base: base address
* @off: offset to write to
* @val: content to be written at base + off
*
* @return: void
*/
void pmc_write(void __iomem *base, unsigned int off, unsigned int val)
{
writel(val, base + off);
}
/**
* pmc_update_bits() - update a set of bits at address base + off
*
* @base: base address
* @off: offset to be updated
* @mask: mask of bits to be updated
* @bits: the new value to be updated
*
* @return: void
*/
void pmc_update_bits(void __iomem *base, unsigned int off,
unsigned int mask, unsigned int bits)
{
unsigned int tmp;
tmp = readl(base + off);
tmp &= ~mask;
writel(tmp | (bits & mask), base + off);
}
/**
* at91_clk_mux_val_to_index() - get parent index in mux table
*
* @table: clock mux table
* @num_parents: clock number of parents
* @val: clock id who's mux index should be retrieved
*
* @return: clock index in mux table or a negative error number in case of
* failure
*/
int at91_clk_mux_val_to_index(const u32 *table, u32 num_parents, u32 val)
{
int i;
if (!table || !num_parents)
return -EINVAL;
for (i = 0; i < num_parents; i++) {
if (table[i] == val)
return i;
}
return -EINVAL;
}
/**
* at91_clk_mux_index_to_val() - get parent ID corresponding to an entry in
* clock's mux table
*
* @table: clock's mux table
* @num_parents: clock's number of parents
* @index: index in mux table which clock's ID should be retrieved
*
* @return: clock ID or a negative error number in case of failure
*/
int at91_clk_mux_index_to_val(const u32 *table, u32 num_parents, u32 index)
{
if (!table || !num_parents || index < 0 || index > num_parents)
return -EINVAL;
return table[index];
}
|
