blob: f61fe814e94aa474c513b17ae843a6544685879a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright (C) 2019 Intel Corporation <www.intel.com>
*/
#include <common.h>
#include <cpu_func.h>
#include <init.h>
#include <log.h>
#include <asm/arch/slimbootloader.h>
DECLARE_GLOBAL_DATA_PTR;
/**
* This sets tsc_base and clock_rate for early_timer and tsc_timer.
* The performance info guid hob has all performance timestamp data, but
* the only tsc frequency info is used for the timer driver for now.
*
* Slim Bootloader already calibrated TSC and provides it to U-Boot.
* Therefore, U-Boot does not have to re-calibrate TSC.
* Configuring tsc_base and clock_rate here makes x86 tsc_timer driver
* bypass TSC calibration and use the provided TSC frequency.
*/
static void tsc_init(void)
{
struct sbl_performance_info *data;
const efi_guid_t guid = SBL_PERFORMANCE_INFO_GUID;
if (!gd->arch.hob_list)
panic("hob list not found!");
gd->arch.tsc_base = rdtsc();
debug("tsc_base=0x%llx\n", gd->arch.tsc_base);
data = hob_get_guid_hob_data(gd->arch.hob_list, NULL, &guid);
if (!data) {
debug("performance info hob not found\n");
return;
}
/* frequency is in KHz, so to Hz */
gd->arch.clock_rate = data->frequency * 1000;
debug("freq=0x%lx\n", gd->arch.clock_rate);
}
int arch_cpu_init(void)
{
tsc_init();
return x86_cpu_init_f();
}
int checkcpu(void)
{
return 0;
}
int print_cpuinfo(void)
{
return default_print_cpuinfo();
}
|
