summaryrefslogtreecommitdiffstats
path: root/arch/arm/dts/uniphier-ph1-pro4.dtsi
blob: 8195266db3c7ab2f88b459af41d331ae40fad105 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
/*
 * Device Tree Source for UniPhier PH1-Pro4 SoC
 *
 * Copyright (C) 2014-2015 Panasonic Corporation
 * Copyright (C) 2015      Socionext Inc.
 *   Author: Masahiro Yamada <yamada.masahiro@socionext.com>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

/include/ "skeleton.dtsi"

/ {
	compatible = "socionext,ph1-pro4";

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a9";
			reg = <0>;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a9";
			reg = <1>;
		};
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		uart0: serial@54006800 {
			compatible = "socionext,uniphier-uart";
			status = "disabled";
			reg = <0x54006800 0x20>;
			clock-frequency = <73728000>;
		};

		uart1: serial@54006900 {
			compatible = "socionext,uniphier-uart";
			status = "disabled";
			reg = <0x54006900 0x20>;
			clock-frequency = <73728000>;
		};

		uart2: serial@54006a00 {
			compatible = "socionext,uniphier-uart";
			status = "disabled";
			reg = <0x54006a00 0x20>;
			clock-frequency = <73728000>;
		};

		uart3: serial@54006b00 {
			compatible = "socionext,uniphier-uart";
			status = "disabled";
			reg = <0x54006b00 0x20>;
			clock-frequency = <73728000>;
		};

		i2c0: i2c@58780000 {
			compatible = "socionext,uniphier-fi2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x58780000 0x80>;
			clock-frequency = <100000>;
			status = "disabled";
		};

		i2c1: i2c@58781000 {
			compatible = "socionext,uniphier-fi2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x58781000 0x80>;
			clock-frequency = <100000>;
			status = "disabled";
		};

		i2c2: i2c@58782000 {
			compatible = "socionext,uniphier-fi2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x58782000 0x80>;
			clock-frequency = <100000>;
			status = "disabled";
		};

		i2c3: i2c@58783000 {
			compatible = "socionext,uniphier-fi2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x58783000 0x80>;
			clock-frequency = <100000>;
			status = "disabled";
		};

		/* i2c4 does not exist */

		i2c5: i2c@58785000 {
			compatible = "socionext,uniphier-fi2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x58785000 0x80>;
			clock-frequency = <400000>;
			status = "ok";
		};

		i2c6: i2c@58786000 {
			compatible = "socionext,uniphier-fi2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x58786000 0x80>;
			clock-frequency = <400000>;
			status = "ok";
		};

		usb2: usb@5a800100 {
			compatible = "socionext,uniphier-ehci", "generic-ehci";
			status = "disabled";
			reg = <0x5a800100 0x100>;
		};

		usb3: usb@5a810100 {
			compatible = "socionext,uniphier-ehci", "generic-ehci";
			status = "disabled";
			reg = <0x5a810100 0x100>;
		};

		usb0: usb@65a00000 {
			compatible = "socionext,uniphier-xhci", "generic-xhci";
			status = "disabled";
			reg = <0x65a00000 0x100>;
		};

		usb1: usb@65c00000 {
			compatible = "socionext,uniphier-xhci", "generic-xhci";
			status = "disabled";
			reg = <0x65c00000 0x100>;
		};

		nand: nand@68000000 {
			compatible = "denali,denali-nand-dt";
			reg = <0x68000000 0x20>, <0x68100000 0x1000>;
			reg-names = "nand_data", "denali_reg";
		};
	};
};