summaryrefslogtreecommitdiffstats
path: root/drivers
Commit message (Expand)AuthorAgeFilesLines
...
| * | spi: stm32_qspi: migrate trace to dev and log macroPatrick Delaunay2021-01-131-21/+25
| * | spi: stm32_spi: migrate trace to dev and log macroPatrick Delaunay2021-01-131-14/+17
| * | phy: stm32-usbphyc: migrate trace to dev and log macroPatrick Delaunay2021-01-131-8/+10
| * | i2c: stm32f7_i2c: migrate trace to dev and log macroPatrick Delaunay2021-01-131-37/+37
| * | mailbox: stm32-ipcc: migrate trace to dev and log macroPatrick Delaunay2021-01-131-7/+9
| * | reset: stm32-reset: migrate trace to dev and log macroPatrick Delaunay2021-01-131-4/+9
| * | clk: clk_stm32h7: migrate trace to dev and log macroPatrick Delaunay2021-01-131-32/+38
| * | clk: clk_stm32f: migrate trace to dev and log macroPatrick Delaunay2021-01-131-19/+20
| * | clk: stm32mp1: migrate trace to dev and log macroPatrick Delaunay2021-01-131-76/+71
| * | misc: rcc: keep the rcc device name for subnodePatrick Delaunay2021-01-131-2/+2
| * | misc: rcc: migrate trace to dev macroPatrick Delaunay2021-01-131-2/+4
| * | power: regulator: stm32-verfbuf: define LOG_CATEGORYPatrick Delaunay2021-01-131-0/+2
| * | watchdog: stm32mp: migrate trace to dev macroPatrick Delaunay2021-01-131-3/+6
| * | rtc: stm32: migrate trace to log macroPatrick Delaunay2021-01-131-0/+3
| * | hwspinlock: stm32: migrate trace to log macroPatrick Delaunay2021-01-131-0/+2
| * | timer: stm32: migrate trace to log macroPatrick Delaunay2021-01-131-0/+2
| * | mmc: stm32_sdmmc2: migrate trace to dev and log macroPatrick Delaunay2021-01-131-40/+44
| * | ram: stm32mp1: migrate trace to dev or log macroPatrick Delaunay2021-01-135-104/+117
| * | ram: stm32: migrate trace to log macroPatrick Delaunay2021-01-131-4/+6
| * | remoproc: stm32: migrate trace to log macroPatrick Delaunay2021-01-131-1/+2
| * | gpio: stm32-gpio: migrate trace to dev and log macroPatrick Delaunay2021-01-131-1/+3
| * | pinctrl: stm32: migrate trace to log macroPatrick Delaunay2021-01-131-14/+16
| |/
* | Merge tag 'u-boot-amlogic-20210112' of https://gitlab.denx.de/u-boot/custodia...Tom Rini2021-01-137-5/+307
|\ \ | |/ |/|
| * adc: meson-saradc: use correct printf codeHeinrich Schuchardt2021-01-111-1/+1
| * adc: meson-saradc: skip hardware init only if ADC is enabledMarek Szyprowski2021-01-111-2/+5
| * adc: meson-saradc: add G12A variantMarek Szyprowski2021-01-111-0/+2
| * clk: meson: add minimal driver for g12a-ao clocksMarek Szyprowski2021-01-112-0/+84
| * video: add TDO tl070wsh30 panel driverNeil Armstrong2021-01-113-0/+165
| * power: domain: meson-ee-pwrc: add support for the Meson AXG SoCsNeil Armstrong2021-01-111-0/+26
| * power: domain: meson-ee-pwrc: add support for the Meson GX SoCsNeil Armstrong2021-01-111-2/+24
* | remoteproc: ti_k3_arm64: Program CNTFID0 register in GTCNishanth Menon2021-01-121-0/+15
* | video: omap: move drivers to 'ti' directoryDario Binacchi2021-01-1210-7/+20
* | video: omap: split the legacy code from the DM codeDario Binacchi2021-01-127-374/+468
* | video: omap: set LCD clock rate through DM APIDario Binacchi2021-01-121-26/+103
* | video: omap: add panel driverDario Binacchi2021-01-125-150/+323
* | dm: core: add a function to decode display timingsDario Binacchi2021-01-121-0/+6
* | bus: ti: am33xx: add pwm subsystem driverDario Binacchi2021-01-123-0/+28
* | pwm: ti: am33xx: add enhanced pwm driverDario Binacchi2021-01-123-0/+476
* | omap: timer: fix the rate settingDario Binacchi2021-01-121-3/+3
* | fdt: translate address if #size-cells = <0>Dario Binacchi2021-01-125-13/+24
* | clk: move clk-ti-sci driver to 'ti' directoryDario Binacchi2021-01-125-9/+9
* | clk: ti: omap4: add clock manager driverDario Binacchi2021-01-122-1/+23
* | clk: ti: add support for clkctrl clocksDario Binacchi2021-01-123-0/+161
* | clk: ti: add gate clock driverDario Binacchi2021-01-123-0/+100
* | clk: ti: add divider clock driverDario Binacchi2021-01-126-25/+439
* | clk: ti: am33xx: add DPLL clock driversDario Binacchi2021-01-124-0/+355
* | clk: ti: add mux clock driverDario Binacchi2021-01-125-0/+294
* | clk: add clk_round_rate()Dario Binacchi2021-01-123-0/+42
* | bus: ti: add minimal sysc interconnect target driverDario Binacchi2021-01-123-0/+174
* | clk: export generic routinesDario Binacchi2021-01-121-12/+12
generated by cgit (git 2.34.1) at 2026-01-21 13:35:43 +0000