summaryrefslogtreecommitdiffstats
path: root/drivers/fpga
Commit message (Expand)AuthorAgeFilesLines
* common: Drop linux/bitops.h from common headerSimon Glass2020-05-182-0/+2
* common: Drop linux/delay.h from common headerSimon Glass2020-05-189-0/+9
* Fix some checkpatch warnings in calls to udelay()Simon Glass2020-05-181-3/+3
* common: Drop log.h from common headerSimon Glass2020-05-1811-0/+11
* common: Drop init.h from common headerSimon Glass2020-05-181-0/+1
* common: Drop image.h from common headerSimon Glass2020-05-181-0/+1
* common: Drop net.h from common headerSimon Glass2020-05-183-0/+3
* dm: core: Create a new header file for 'compat' featuresSimon Glass2020-02-051-0/+1
* arm: socfpga: Convert system manager from struct to definesLey Foon Tan2020-01-072-8/+3
* common: Move ARM cache operations out of common.hSimon Glass2019-12-022-0/+2
* common: Move some cache and MMU functions out of common.hSimon Glass2019-12-021-0/+1
* arm64: zynqmp: Convert invoke_smc() to xilinx_pm_request()Michal Simek2019-10-241-7/+9
* arm64: versal: Rename versal_pm_request to xilinx_pm_requestMichal Simek2019-10-241-1/+1
* arm64: xilinx: Move firmware functions from platform to driverMichal Simek2019-10-241-0/+1
* arm64: zynqmp: use firmware driver to get versionIbai Erkiaga2019-10-081-2/+2
* firmware: zynqmp: create firmware headerIbai Erkiaga2019-10-081-0/+1
* fpga: zynqmp: Fix second local variable declarationMichal Simek2019-10-081-1/+1
* arm64: versal: fpga: Add PL bit stream load supportSiva Durga Prasad Paladugu2019-10-084-1/+68
* fpga: altera: cyclon2: Check function pointer before callingAlexander Dahl2019-07-301-1/+5
* fpga: altera: cyclon2: Fix indentationAlexander Dahl2019-07-301-16/+16
* fpga: altera: cyclon2: Fix most checkpatch warningsAlexander Dahl2019-07-301-42/+39
* fpga: virtex2: Add slave serial programming supportRobert Hancock2019-07-301-13/+83
* fpga: virtex2: Add additional clock cycles after DONE assertionRobert Hancock2019-07-301-4/+16
* fpga: virtex2: Split out image writing from pre/post operationsRobert Hancock2019-07-301-157/+174
* fpga: virtex2: added Kconfig optionRobert Hancock2019-07-301-0/+8
* fpga: virtex2: cosmetic: Cleanup code styleRobert Hancock2019-07-301-134/+136
* fpga: arria10: Fix error in fpga pin configurationDalon Westergreen2019-07-211-4/+5
* spl: socfpga: Implement fpga bitstream loading with socfpga loadfsTien Fong Chee2019-05-101-1/+1
* ARM: socfpga: Add FPGA drivers for Arria 10 FPGA bitstream loadingTien Fong Chee2019-05-101-13/+484
* ARM: socfpga: Moving the watchdog reset to the for-loop status pollingTien Fong Chee2019-05-101-1/+1
* ARM: socfpga: Cleaning up and ensuring consistent format messages in driverTien Fong Chee2019-05-101-6/+7
* arm: zynq: Add an info message about post configSiva Durga Prasad Paladugu2019-04-161-0/+2
* fpga: Replace char * with const char * for filenameTien Fong Chee2019-04-161-1/+2
* ARM: socfpga: stratix10: Return valid error code from FPGA driverAng, Chee Hong2019-02-181-11/+6
* fpga: zynqmp: show an error message when FPGA programming failsLuca Ceresoli2019-01-241-1/+1
* arm: socfpga: stratix10: Add Stratix10 FPGA into FPGA device tableAng, Chee Hong2018-12-201-0/+6
* arm: socfpga: stratix10: Add Stratix 10 FPGA Reconfiguration DriverAng, Chee Hong2018-12-203-0/+300
* arm: socfpga: fpga: fix type of local variableSimon Goldschmidt2018-10-312-2/+2
* fpga: zynqmp: Modify PL bitstream loading sequenceSiva Durga Prasad Paladugu2018-09-261-10/+25
* fpga: Kconfig: Replace spaces with tabsMichal Simek2018-09-111-8/+8
* drivers: fpga: zynqpl: fix compilation with SPLLuis Araneda2018-07-191-2/+2
* xilinx: zynq: Add support to secure imagesSiva Durga Prasad Paladugu2018-07-191-0/+45
* fpga: zynqmp: Add secure bitstream loading for ZynqMPSiva Durga Prasad Paladugu2018-06-012-0/+66
* cmd: fpga: Add support to load secure bitstreamsSiva Durga Prasad Paladugu2018-06-011-0/+29
* SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini2018-05-0718-36/+18
* Remove unnecessary instances of DECLARE_GLOBAL_DATA_PTRTom Rini2018-04-273-6/+0
* arm: socfpga: Fix with the correct polling on bit is setTien Fong Chee2018-04-271-5/+5
* fpga: zynq: Add delay after PCFG_PROG_B changeSiva Durga Prasad Paladugu2018-04-091-0/+16
* fpga: zynqmp: Fix the nonsecure bitstream loading issueSiva Durga Prasad Paladugu2018-04-091-2/+6
* fpga: zynqmp: Update zynqmp_load() as per latest xilfpgaSiva Durga Prasad Paladugu2018-04-091-5/+1
generated by cgit (git 2.34.1) at 2025-01-07 19:01:07 +0000