summaryrefslogtreecommitdiffstats
path: root/drivers/ddr/fsl/ctrl_regs.c
Commit message (Expand)AuthorAgeFilesLines
* SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini2018-05-071-2/+1
* Revert "drivers/ddr/fsl: Dual-license DDR driver"Tom Rini2018-02-141-1/+1
* drivers/ddr/fsl: Dual-license DDR driverYork Sun2018-02-091-1/+1
* drivers/ddr/fsl: Add calculation of register control wordsYork Sun2018-01-301-7/+23
* drivers/ddr/fsl: Add 3DS RDIMM supportYork Sun2018-01-301-9/+34
* drivers/ddr/fsl: Fix DDR4 RDIMM supportYork Sun2018-01-301-20/+31
* common: arm: freescale: layerscape: Move header files out of common.hSimon Glass2017-06-051-1/+2
* common: freescale: Move arch-specific declarationsSimon Glass2017-06-051-0/+3
* ddr: fsl: Merge macro CONFIG_NUM_DDR_CONTROLLERS and CONFIG_SYS_NUM_DDR_CTRLSYork Sun2017-01-041-3/+3
* fsl/ddr: Add erratum_a009942_check_cpo and clean related erratumShengzhou Liu2016-12-051-2/+134
* powerpc: MPC8555: Remove macro CONFIG_MPC8555York Sun2016-11-231-1/+1
* powerpc: mpc8541: Remove macro CONFIG_MPC8541York Sun2016-11-231-1/+1
* driver/ddr/fsl: Fix timing_cfg_2York Sun2016-08-021-1/+1
* Various, unrelated tree-wide typo fixes.Robert P. J. Day2016-07-161-1/+1
* drivers/ddr/fsl: Fix timing_cfg_2 registerYork Sun2016-06-031-1/+1
* drivers/ddr/fsl: Update clk_adjust of sdram_clk_cntlShengzhou Liu2016-06-031-2/+9
* driver/ddr/fsl: Add address parity support for DDR4 UDIMM/discreteShengzhou Liu2016-03-211-5/+50
* driver/ddr/fsl: Update timing config for heavy loadYork Sun2015-12-131-2/+24
* driver/ddr/fsl: Update MR5 RTT parkYork Sun2015-12-131-4/+15
* driver/ddr/fsl: Update DDR4 MR6 for Vref rangeYork Sun2015-12-131-0/+3
* drivers/ddr/fsl_ddr: Make SR_IE configurableJoakim Tjernlund2015-10-301-1/+1
* driver/ddr/fsl: Fix driver to support empty first slotYork Sun2015-04-231-21/+43
* drivers/ddr/fsl: Update DDR driver for DDR4York Sun2015-04-231-5/+12
* MPC8541/MPC8555: Enable SS_EN in DDR_SDRAM_CLK_CNLT registerCurt Brune2015-04-201-1/+9
* driver/ddr/fsl: Fix a typo in timing_cfg_8 calculationYork Sun2015-02-241-1/+1
* driver/ddr/fsl: Add support for multiple DDR clocksYork Sun2015-02-241-95/+113
* driver/ddr/fsl: Adjust CAS to preamble override for emulatorYork Sun2015-02-241-1/+5
* driver/ddr/fsl: Fix MRC_CYC calculation for DDR3York Sun2014-12-151-1/+20
* driver/ddr/fsl: Adjust timing_cfg_0 to better support two DDR slotsYork Sun2014-12-051-6/+25
* linux/kernel.h: sync min, max, min3, max3 macros with LinuxMasahiro Yamada2014-11-231-11/+11
* driver/ddr/fsl: Fix DDR4 driverYork Sun2014-09-251-2/+7
* driver/ddr/fsl: Fix tXP and tCKEYork Sun2014-09-251-6/+22
* driver/ddr/fsl: Add support of overriding chip select write levelingYork Sun2014-09-081-0/+3
* driver/ddr/freescale: Add support of accumulate ECCYork Sun2014-09-081-0/+5
* driver/ddr: Fix DDR register timing_cfg_8York Sun2014-07-221-0/+3
* powerpc/mpc85xx: Add workaround for DDR erratum A004508York Sun2014-06-051-0/+5
* drivers/ddr: Fix possible out of bounds errorYork Sun2014-04-221-4/+4
* driver/ddr/fsl: Add DDR4 support to Freescale DDR driverYork Sun2014-04-221-47/+692
* driver/ddr: Add 256 byte interleaving supportYork Sun2014-02-211-0/+1
* driver/ddr: Change Freescale ARM DDR driver to support both big and little en...York Sun2014-02-211-2/+2
* powerpc/mpc8xxx: Extend DDR registers' fieldsYork Sun2013-11-251-8/+12
* Driver/DDR: combine ccsr_ddr for 83xx, 85xx and 86xxYork Sun2013-11-251-1/+2
* Driver/DDR: Moving Freescale DDR driver to a common driverYork Sun2013-11-251-0/+1657
generated by cgit (git 2.34.1) at 2024-10-05 22:29:40 +0000