index
:
u-boot.git
fedora
master
Unnamed repository; edit this file 'description' to name the repository.
Dennis Gilmore
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
drivers
/
ddr
/
altera
Commit message (
Expand
)
Author
Age
Files
Lines
*
treewide: convert bd_t to struct bd_info by coccinelle
Masahiro Yamada
2020-07-17
4
-6
/
+6
*
common: Drop linux/bitops.h from common header
Simon Glass
2020-05-18
2
-0
/
+2
*
common: Drop linux/delay.h from common header
Simon Glass
2020-05-18
1
-0
/
+1
*
common: Drop log.h from common header
Simon Glass
2020-05-18
6
-0
/
+6
*
common: Drop init.h from common header
Simon Glass
2020-05-18
2
-0
/
+2
*
common: Drop net.h from common header
Simon Glass
2020-05-18
2
-0
/
+2
*
Merge tag 'dm-pull-6feb20' of https://gitlab.denx.de/u-boot/custodians/u-boot-dm
Tom Rini
2020-02-11
2
-0
/
+2
|
\
|
*
dm: core: Create a new header file for 'compat' features
Simon Glass
2020-02-05
2
-0
/
+2
*
|
ddr: altera: Add DDR2 support to Gen5 driver
Marek Vasut
2020-02-05
3
-38
/
+163
|
/
*
common: Move hang() to the same header as panic()
Simon Glass
2020-01-17
3
-0
/
+3
*
common: Move RAM-sizing functions to init.h
Simon Glass
2020-01-17
2
-0
/
+2
*
ddr: socfpga: Enable ARM64 Non-Secure SDRAM ECC Access
Thor Thayer
2020-01-07
2
-6
/
+6
*
arm: socfpga: stratix10: Enable SMMU access
Thor Thayer
2020-01-07
1
-0
/
+14
*
ddr: altera: agilex: Add SDRAM driver for Agilex
Ley Foon Tan
2020-01-07
5
-3
/
+174
*
ddr: altera: Restructure Stratix 10 SDRAM driver
Ley Foon Tan
2020-01-07
5
-443
/
+493
*
arm: socfpga: Move Stratix10 and Agilex system manager common code
Ley Foon Tan
2020-01-07
1
-1
/
+1
*
arm: socfpga: Move firewall code to firewall file
Ley Foon Tan
2020-01-07
1
-1
/
+1
*
arm: socfpga: Convert system manager from struct to defines
Ley Foon Tan
2020-01-07
2
-10
/
+8
*
common: Move some cache and MMU functions out of common.h
Simon Glass
2019-12-02
2
-0
/
+2
*
ddr: socfpga: gen5: constify altera_gen5_sdram_ops
Simon Goldschmidt
2019-11-20
1
-1
/
+1
*
dm: ddr: socfpga: fix gen5 ddr driver to not use bss
Simon Goldschmidt
2019-07-21
2
-642
/
+740
*
arm: socfpga: Move Stratix 10 SDRAM driver to DM
Ley Foon Tan
2019-05-06
3
-77
/
+360
*
ddr: altera: Compile ALTERA SDRAM in SPL only
Ley Foon Tan
2019-05-06
2
-3
/
+4
*
ddr: altera: Stratix10: Add ECC memory scrubbing
Ley Foon Tan
2019-04-17
1
-0
/
+81
*
ddr: altera: Stratix10: Add multi-banks DRAM size check
Ley Foon Tan
2019-04-17
1
-5
/
+41
*
ddr: altera: stratix10: Move SDRAM size check to SDRAM driver
Ley Foon Tan
2019-04-17
1
-0
/
+15
*
arm: socfpga: move gen5 SDR driver to DM
Simon Goldschmidt
2019-04-17
4
-16
/
+173
*
ddr: socfpga: Clean up ddr_setup()
Marek Vasut
2019-03-09
1
-28
/
+15
*
ddr: socfpga: Clean up EMIF reset
Marek Vasut
2019-03-09
1
-26
/
+7
*
ddr: socfpga: Fix EMIF clear timeout
Marek Vasut
2019-03-09
1
-14
/
+11
*
ddr: socfpga: Fix newline in debug print on A10
Marek Vasut
2019-03-09
1
-1
/
+1
*
ddr: socfpga: Fix IO in Arria10 DDR driver
Marek Vasut
2019-03-09
1
-3
/
+3
*
socfpga: stratix10: fix sdram_calculate_size
Dalon Westergreen
2018-09-15
1
-2
/
+2
*
ddr: altera: Add ECC DRAM scrubbing support for Arria10
Marek Vasut
2018-07-12
1
-0
/
+27
*
ddr: altera: Drop custom dram_bank_mmu_setup() on Arria10
Marek Vasut
2018-07-12
1
-25
/
+0
*
ddr: altera: stratix10: Add DDR support for Stratix10 SoC
Ley Foon Tan
2018-07-12
2
-0
/
+389
*
SPDX: Fixup SPDX tags in a few new files
Tom Rini
2018-05-20
1
-2
/
+1
*
configs: Add DDR Kconfig support for Arria 10
Tien Fong Chee
2018-05-18
1
-1
/
+1
*
ARM: socfpga: Add DDR driver for Arria 10
Tien Fong Chee
2018-05-18
2
-0
/
+742
*
ARM: socfpga: Rename the gen5 sdram driver to more specific name
Tien Fong Chee
2018-05-18
2
-1
/
+1
*
SPDX: Convert all of our single license tags to Linux Kernel style
Tom Rini
2018-05-07
4
-9
/
+4
*
Remove unnecessary instances of DECLARE_GLOBAL_DATA_PTR
Tom Rini
2018-04-27
1
-2
/
+0
*
ddr: altera: silence PHY calibration unless in debug mode
Goldschmidt Simon
2018-01-25
1
-4
/
+4
*
arm: socfpga: Convert Altera DDR SDRAM driver to use Kconfig
Ley Foon Tan
2017-04-14
2
-1
/
+8
*
ddr: altera: Configuring SDRAM extra cycles timing parameters
Chin Liang See
2016-10-27
1
-0
/
+3
*
ddr: altera: Repair DQ window centering code
Marek Vasut
2016-04-20
1
-8
/
+7
*
ddr: altera: Staticize global variables
Marek Vasut
2016-04-20
1
-4
/
+4
*
ddr: altera: Make DLEVEL behavior inclusive
Marek Vasut
2016-04-20
1
-66
/
+66
*
ddr: altera: Zero DM IN delay in scc_mgr_zero_group()
Marek Vasut
2016-04-20
1
-3
/
+13
*
ddr: altera: Remove unnecessary ODT mode config
Marek Vasut
2016-04-20
1
-1
/
+0
[next]