summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
...
| * clk: Remove clock ID check in .get_rate() of clk_fixed_*Lukasz Majewski2019-07-192-6/+0
* | clk: initialize clk->data when using default xlateSekhar Nori2019-07-241-0/+2
* | Merge tag 'u-boot-stm32-20190723' of https://gitlab.denx.de/u-boot/custodians...Tom Rini2019-07-231-0/+9
|\ \
| * | clk: stm32mp1: Add RTC clock entryPatrick Delaunay2019-07-221-0/+9
| |/
* | Merge tag 'rockchip-for-v2019.07' of https://gitlab.denx.de/u-boot/custodians...Tom Rini2019-07-211-37/+51
|\ \
| * | clk: rockchip: rk3399: Set 400MHz ddr clockJagan Teki2019-07-211-0/+4
| * | clk: rockchip: rk3399: Set 50MHz ddr clockJagan Teki2019-07-211-0/+4
| * | clk: rockchip: rk3399: Fix check patch warnings and checksJagan Teki2019-07-191-37/+31
| * | rockchip: clk: rk3399: handle clk_enable requests for USB3Mark Kettenis2019-07-191-0/+12
| |/
* | clk: sifive: Drop GEMGXL clock driverAnup Patel2019-07-193-69/+0
* | clk: sifive: Sync-up main driver with upstream LinuxAnup Patel2019-07-191-36/+60
* | clk: sifive: Sync-up DT bindings header with upstream LinuxAnup Patel2019-07-191-1/+1
* | clk: sifive: Sync-up WRPLL library with upstream LinuxAnup Patel2019-07-192-108/+83
* | clk: sifive: Factor-out PLL library as separate moduleAnup Patel2019-07-199-110/+11
|/
* Merge branch 'master' of https://gitlab.denx.de/u-boot/custodians/u-boot-sunxiTom Rini2019-07-161-0/+29
|\
| * sunxi: clocks: Add H6 USB clock gates and resetsAndre Przywara2019-07-161-0/+29
* | Merge tag 'u-boot-stm32-20190712' of https://gitlab.denx.de/u-boot/custodians...Tom Rini2019-07-141-5/+5
|\ \ | |/ |/|
| * clk: clk_stm32mp1: Fix warnings when compiling with W=1Patrick Delaunay2019-07-121-3/+4
| * stm32mp1: syscon: remove stgenPatrick Delaunay2019-07-121-2/+1
* | clk: uniphier: add EMMC clock for LD11, LD20, and PXs3Masahiro Yamada2019-07-101-6/+8
|/
* Merge tag 'u-boot-stm32-20190606' of https://github.com/pchotard/u-bootTom Rini2019-06-111-1/+8
|\
| * stm32mp1: clk: use the correct identifier for ethckPatrick Delaunay2019-06-061-1/+1
| * clk: stm32mp1: Add SPI1 clock entryPatrice Chotard2019-06-061-0/+7
* | clk: imx8qm: fix usdhc2 clocksMarcel Ziswiler2019-06-111-0/+18
|/
* clk: sifive: Add clock driver for GEMGXL MGMTBin Meng2019-06-013-0/+69
* Merge tag 'rockchip-for-v2019.07-rc3' of git://git.denx.de/u-boot-rockchipTom Rini2019-05-311-0/+2
|\
| * rockchip: clk: rk3399: allow requests for all UART clocksChristoph Muellner2019-05-301-0/+2
* | clk: meson-g12a: Add PCIE PLL supportNeil Armstrong2019-05-311-0/+103
|/
* clk: stm32mp1: add set_rate for DDRPHYC clockPatrick Delaunay2019-05-231-0/+83
* mpc83xx_clk: Add enable methodMario Six2019-05-211-0/+7
* Merge tag 'rockchip-for-v2019.07-rc1' of git://git.denx.de/u-boot-rockchipTom Rini2019-05-091-2/+4
|\
| * rockchip: clk: rk322x: fix assert clock valueKever Yang2019-05-081-2/+2
| * rockchip: rk322x: add CLK_EMMC_SAMPLE clock supportKever Yang2019-05-081-0/+2
* | Merge branch 'master' of git://git.denx.de/u-boot-sunxiTom Rini2019-05-082-19/+58
|\ \ | |/ |/|
| * clk: Use clk_get_by_index_tail()Jagan Teki2019-05-091-22/+2
| * clk: Get the CLK by index without deviceJagan Teki2019-05-091-1/+60
| * clk: sifive: fu540-prci: Change include orderJagan Teki2019-05-091-1/+1
* | Merge tag 'rockchip-for-2019.07' of git://git.denx.de/u-boot-rockchipTom Rini2019-05-019-30/+30
|\ \
| * | rockchip: use 'arch-rockchip' as header file pathKever Yang2019-05-019-30/+30
* | | Merge tag 'u-boot-imx-20190426' of git://git.denx.de/u-boot-imxTom Rini2019-05-015-289/+651
|\ \ \ | |/ / |/| |
| * | clk: imx8: add i.MX8QM clk driverPeng Fan2019-04-253-0/+309
| * | clk: imx8: split code into common and soc specific partPeng Fan2019-04-254-289/+342
* | | Merge tag 'u-boot-amlogic-20190423' of git://git.denx.de/u-boot-amlogicTom Rini2019-04-248-1/+349
|\ \ \ | |/ / |/| |
| * | clk: meson: add g12a supportJerome Brunet2019-04-233-0/+324
| * | clk: create meson directory and move related driversJerome Brunet2019-04-237-1/+25
* | | clk: mediatek: add driver for MT8516Fabien Parent2019-04-232-0/+803
* | | clk: mediatek: add support for SETCLR_INV and NO_SETCLR flagsFabien Parent2019-04-231-0/+12
| |/ |/|
* | Merge branch 'master' of git://git.denx.de/u-boot-sunxiTom Rini2019-04-171-1/+2
|\ \
| * | clk: sunxi: r40: Fix GMAC reset reg offsetJagan Teki2019-04-161-1/+2
* | | ARM: zynq: Add missing i2c get_rate for fixing i2c SPLHannes Schmelzer2019-04-161-0/+2
|/ /
generated by cgit (git 2.34.1) at 2026-03-23 12:21:57 +0000