summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* clk: renesas: Add R8A77980 V3H clock tablesMarek Vasut2019-08-093-0/+262
* clk: MediaTek: add hifsys entry for MT7623 SoC.Ryder Lee2019-08-073-23/+51
* Merge https://gitlab.denx.de/u-boot/custodians/u-boot-clkTom Rini2019-08-0212-14/+681
|\
| * clk: sandbox: add composite clkPeng Fan2019-07-311-0/+80
| * clk: gate: support sandboxPeng Fan2019-07-311-0/+11
| * clk: add composite clk supportPeng Fan2019-07-313-0/+175
| * dm: clk: ignore default settings when node not validPeng Fan2019-07-311-0/+3
| * clk: imx: gate2 add set ratePeng Fan2019-07-311-0/+11
| * clk: imx: import clk heplersPeng Fan2019-07-311-0/+81
| * clk: fixed_rate: export clk_fixed_ratePeng Fan2019-07-311-7/+1
| * clk: divider set rate supporrtPeng Fan2019-07-311-0/+88
| * clk: add clk-gate supportPeng Fan2019-07-312-1/+149
| * clk: mux: add set parent supportPeng Fan2019-07-311-2/+68
| * clk: use clk_dev_bindedPeng Fan2019-07-312-4/+6
| * clk: introduce clk_dev_bindedPeng Fan2019-07-311-0/+8
* | clk: meson: remove duplicate logicHeinrich Schuchardt2019-07-311-4/+1
* | Merge tag 'u-boot-rockchip-20190729' of https://gitlab.denx.de/u-boot/custodi...Tom Rini2019-07-291-0/+3
|\ \ | |/ |/|
| * rockchip: rk3188: init CPU freq in clock driverKever Yang2019-07-291-0/+3
* | Merge tag 'u-boot-imx-20190719' of https://gitlab.denx.de/u-boot/custodians/u...Tom Rini2019-07-2717-6/+1280
|\ \ | |/ |/|
| * clk: sandbox: Add sandbox test code for Common Clock Framework [CCF]Lukasz Majewski2019-07-193-1/+195
| * clk: sandbox: Adjust clk-mux.c to emulate reading divider value from HWLukasz Majewski2019-07-191-1/+9
| * clk: sandbox: Adjust clk-divider to emulate reading its value from HWLukasz Majewski2019-07-191-1/+9
| * dm: clk: Extend clk_get_parent_rate() to support CLK_GET_RATE_NOCACHE flagLukasz Majewski2019-07-191-2/+2
| * clk: Port Linux common clock framework [CCF] for imx6q to U-boot (tag: v5.1.12)Lukasz Majewski2019-07-1913-0/+1005
| * dm: clk: Define clk_get_by_id() for clk operationsLukasz Majewski2019-07-191-0/+22
| * dm: clk: Define clk_get_parent_rate() for clk operationsLukasz Majewski2019-07-191-0/+22
| * dm: clk: Define clk_get_parent() for clk operationsLukasz Majewski2019-07-191-0/+16
| * clk: Provide struct clk for fixed rate clock (clk_fixed_rate.c)Lukasz Majewski2019-07-191-0/+5
| * clk: Remove clock ID check in .get_rate() of clk_fixed_*Lukasz Majewski2019-07-192-6/+0
* | clk: initialize clk->data when using default xlateSekhar Nori2019-07-241-0/+2
* | Merge tag 'u-boot-stm32-20190723' of https://gitlab.denx.de/u-boot/custodians...Tom Rini2019-07-231-0/+9
|\ \
| * | clk: stm32mp1: Add RTC clock entryPatrick Delaunay2019-07-221-0/+9
| |/
* | Merge tag 'rockchip-for-v2019.07' of https://gitlab.denx.de/u-boot/custodians...Tom Rini2019-07-211-37/+51
|\ \
| * | clk: rockchip: rk3399: Set 400MHz ddr clockJagan Teki2019-07-211-0/+4
| * | clk: rockchip: rk3399: Set 50MHz ddr clockJagan Teki2019-07-211-0/+4
| * | clk: rockchip: rk3399: Fix check patch warnings and checksJagan Teki2019-07-191-37/+31
| * | rockchip: clk: rk3399: handle clk_enable requests for USB3Mark Kettenis2019-07-191-0/+12
| |/
* | clk: sifive: Drop GEMGXL clock driverAnup Patel2019-07-193-69/+0
* | clk: sifive: Sync-up main driver with upstream LinuxAnup Patel2019-07-191-36/+60
* | clk: sifive: Sync-up DT bindings header with upstream LinuxAnup Patel2019-07-191-1/+1
* | clk: sifive: Sync-up WRPLL library with upstream LinuxAnup Patel2019-07-192-108/+83
* | clk: sifive: Factor-out PLL library as separate moduleAnup Patel2019-07-199-110/+11
|/
* Merge branch 'master' of https://gitlab.denx.de/u-boot/custodians/u-boot-sunxiTom Rini2019-07-161-0/+29
|\
| * sunxi: clocks: Add H6 USB clock gates and resetsAndre Przywara2019-07-161-0/+29
* | Merge tag 'u-boot-stm32-20190712' of https://gitlab.denx.de/u-boot/custodians...Tom Rini2019-07-141-5/+5
|\ \ | |/ |/|
| * clk: clk_stm32mp1: Fix warnings when compiling with W=1Patrick Delaunay2019-07-121-3/+4
| * stm32mp1: syscon: remove stgenPatrick Delaunay2019-07-121-2/+1
* | clk: uniphier: add EMMC clock for LD11, LD20, and PXs3Masahiro Yamada2019-07-101-6/+8
|/
* Merge tag 'u-boot-stm32-20190606' of https://github.com/pchotard/u-bootTom Rini2019-06-111-1/+8
|\
| * stm32mp1: clk: use the correct identifier for ethckPatrick Delaunay2019-06-061-1/+1
generated by cgit (git 2.34.1) at 2024-10-03 18:37:09 +0000