summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* clk: move clk-ti-sci driver to 'ti' directoryDario Binacchi2021-01-125-9/+9
* clk: ti: omap4: add clock manager driverDario Binacchi2021-01-122-1/+23
* clk: ti: add support for clkctrl clocksDario Binacchi2021-01-123-0/+161
* clk: ti: add gate clock driverDario Binacchi2021-01-123-0/+100
* clk: ti: add divider clock driverDario Binacchi2021-01-126-25/+439
* clk: ti: am33xx: add DPLL clock driversDario Binacchi2021-01-124-0/+355
* clk: ti: add mux clock driverDario Binacchi2021-01-125-0/+294
* clk: add clk_round_rate()Dario Binacchi2021-01-123-0/+42
* clk: export generic routinesDario Binacchi2021-01-121-12/+12
* Merge tag 'dm-pull-5jan21' of git://git.denx.de/u-boot-dm into nextTom Rini2021-01-0522-25/+38
|\
| * dm: Rename DM_GET_DRIVER() to DM_DRIVER_GET()Simon Glass2021-01-055-7/+7
| * dm: core: Access device ofnode through functionsSimon Glass2021-01-053-3/+3
| * dm: core: Use dev_has_ofnode() instead of dev_of_valid()Simon Glass2021-01-051-1/+1
| * dm: core: Access device flags through functionsSimon Glass2021-01-051-1/+1
| * dm: Use access methods for dev/uclass private dataSimon Glass2021-01-0513-13/+26
* | Merge tag 'v2021.01-rc5' into nextTom Rini2021-01-053-5/+26
|\ \ | |/ |/|
| * Merge tag 'u-boot-atmel-fixes-2021.01-b' of https://gitlab.denx.de/u-boot/cus...Tom Rini2020-12-111-4/+1
| |\
| | * clk: at91: sam9x60: remove the parsing of atmel, main-osc-bypassClaudiu Beznea2020-12-071-4/+1
| * | Merge tag 'u-boot-stm32-20201209' of https://gitlab.denx.de/u-boot/custodians...Tom Rini2020-12-091-1/+1
| |\ \
| | * | treewide: Update email address Patrick Delaunay and Patrice ChotardPatrice Chotard2020-12-091-1/+1
| * | | imx: clk: added IPG Clock for I2C on imx8qmOliver Graute2020-12-061-0/+24
| |/ /
* | | dm: treewide: Rename ..._platdata variables to just ..._platSimon Glass2020-12-133-59/+59
* | | dm: treewide: Rename ofdata_to_platdata() to of_to_plat()Simon Glass2020-12-1318-44/+44
* | | dm: treewide: Rename dev_get_platdata() to dev_get_plat()Simon Glass2020-12-139-33/+33
* | | dm: treewide: Rename 'platdata' variables to just 'plat'Simon Glass2020-12-1310-19/+19
* | | dm: treewide: Rename auto_alloc_size members to be shorterSimon Glass2020-12-1378-121/+121
* | | dm: Remove uses of device_bind_offset()Simon Glass2020-12-132-13/+9
* | | dm: core: Rename device_bind() to device_bind_offset()Simon Glass2020-12-131-1/+1
|/ /
* | clk: sunxi: add compatible string for V3Icenowy Zheng2020-11-171-0/+2
* | rockchip: rk3399: Init clocks in U-Boot proper if SPL was not runAlper Nebi Yasak2020-11-131-6/+16
|/
* Merge tag 'u-boot-rockchip-20201031' of https://gitlab.denx.de/u-boot/custodi...Tom Rini2020-10-301-0/+20
|\
| * clk: rockchip: rk3399: implement getting wdt/alive clocksJack Mitchell2020-10-301-0/+20
* | dm: Use driver_info index instead of pointerSimon Glass2020-10-291-2/+1
* | dm: test: Add a test for of-platdata phandlesSimon Glass2020-10-292-4/+4
* | clk: kendryte: no need to check argument of free()Heinrich Schuchardt2020-10-261-2/+1
* | clk: ccf: replace the get_rate helperDario Binacchi2020-10-221-25/+1
* | clk: renesas: Import R8A774C0 clock tables from Linux 5.9Lad Prabhakar2020-10-203-0/+315
* | clk: renesas: Add R8A774E1 clock tablesBiju Das2020-10-203-0/+365
* | clk: renesas: Add R8A774B1 clock tablesBiju Das2020-10-203-0/+343
* | clk: renesas: r8a774a1-cpg-mssr: Add R8A774A1 RPC clockBiju Das2020-10-201-0/+4
* | clk: at91: sama7g5: add 5th divisor for mck0 layout and characteristicsEugen Hristev2020-10-191-2/+2
* | clk: at91: clk-master: add 5th divisor for mck masterEugen Hristev2020-10-192-2/+2
* | clk: at91: sam9x60: add support compatible with CCFClaudiu Beznea2020-10-192-0/+650
* | clk: at91: Include device_compat.h in compat.cTom Rini2020-10-161-0/+1
* | clk: sifive: Include device_compat.hSean Anderson2020-10-151-7/+7
* | treewide: Fix wrong CONFIG_IS_ENABLED() handlingAlper Nebi Yasak2020-10-141-1/+1
* | clk: agilex: Additional membus writes for HPS PLLChee Hong Ang2020-10-091-16/+78
* | clk: agilex: Handle clock configuration differently in SPL and U-Boot properChee Hong Ang2020-10-091-0/+10
* | clk: agilex: Add clock enable supportLey Foon Tan2020-10-091-0/+6
* | clk: agilex: Add NAND clock supportLey Foon Tan2020-10-091-0/+3
|/
generated by cgit (git 2.34.1) at 2024-11-16 10:21:20 +0000