summaryrefslogtreecommitdiffstats
path: root/board/xilinx
Commit message (Expand)AuthorAgeFilesLines
* xilinx: common: Change bootm_size variable settingMichal Simek2020-08-201-1/+5
* xilinx: common: Check return value from variable setupMichal Simek2020-08-201-3/+8
* xilinx: common: Get rid of initrd_high variable setupMichal Simek2020-08-201-6/+0
* xilinx: Change logic around zynq_board_read_rom_ethaddr()Michal Simek2020-08-201-3/+2
* xilinx: Add support for ENV_VARS_UBOOT_RUNTIME_CONFIGMichal Simek2020-08-203-0/+15
* xilinx: zynqmp: remove chip_id functionIbai Erkiaga2020-08-201-37/+20
* xilinx: zynqmp: get chip ID at EL3Ibai Erkiaga2020-08-201-6/+4
* xilinx: zynqmp: get chip ID using firmware driverIbai Erkiaga2020-08-201-52/+27
* xilinx: zynqmp: synchronize firmware call return payloadIbai Erkiaga2020-08-201-1/+1
* xilinx: versal: Use lowest memory for U-BootMichal Simek2020-08-201-1/+1
* xilinx: versal: Add new versal loadpdi commandT Karthik Reddy2020-08-203-0/+120
* arm64: zynqmp: Fix set_fdtfile() not to break u-boots DTBIgor Lantsman2020-08-201-6/+13
* xilinx: Setup bootm variablesMichal Simek2020-08-201-0/+3
* xilinx: zynqmp: Enable pmufw config reloadingMichal Simek2020-06-251-0/+20
* arm64: zynqmp: Print multiboot reg in decimalMichal Simek2020-06-251-1/+1
* topic: zynqmp: Add support for zynqmp-xilinx-xdp platformMike Looijmans2020-06-241-0/+1038
* board: zynqmp: Fix for wrong AMS setting by ROMMike Looijmans2020-06-241-0/+6
* fpga: zynqpl: Add zynq aes load & loadp commandsT Karthik Reddy2020-06-241-12/+35
* fpga: zynqpl: Correct PL bitstream loading sequence for zynqaesSiva Durga Prasad Paladugu2020-06-241-2/+5
* common: Drop linux/bitops.h from common headerSimon Glass2020-05-182-0/+2
* common: Drop linux/delay.h from common headerSimon Glass2020-05-183-0/+4
* common: Drop asm/ptrace.h from common headerSimon Glass2020-05-181-0/+1
* common: Drop log.h from common headerSimon Glass2020-05-186-0/+6
* command: Remove the cmd_tbl_t typedefSimon Glass2020-05-186-19/+26
* common: Drop init.h from common headerSimon Glass2020-05-181-0/+1
* common: Drop part.h from common headerSimon Glass2020-05-181-0/+1
* common: Drop net.h from common headerSimon Glass2020-05-182-0/+3
* xilinx: Move bootmode detection to separate functionMichal Simek2020-04-272-16/+35
* xilinx: Move initrd_high setup to common locationMichal Simek2020-04-273-12/+7
* xilinx: zynqmp: Fix MIO 18 configuration on zcu104 revCMichal Simek2020-04-271-1/+2
* xilinx: Introduce board_late_init_xilinx()Michal Simek2020-04-275-9/+26
* arm64: xilinx: Never touch DDR if system has no DDRMichal Simek2020-04-061-1/+5
* arm64: zynqmp: Reorder parameters for zynqmp_mmio_write()Michal Simek2020-04-061-1/+1
* arm64: zynqmp: Move timeout for clock propagation below psu_initMichal Simek2020-04-061-0/+3
* arm64: zynqmp: Add support for debug uart also for U-Boot properMichal Simek2020-04-061-3/+12
* arm64: zynqmp Add support for zcu111 revAMichal Simek2020-04-061-0/+978
* arm64: zynqmp Add support for zcu102 rev1.1Michal Simek2020-04-061-0/+1042
* arm64: zynqmp: Check firmware node when driver is enabledMichal Simek2020-04-061-0/+2
* arm64: zynqmp: Print multiboot register value in EL3Michal Simek2020-04-061-0/+14
* ARM: zynq: Rename defconfig to be align with ZynqMP and VersalMichal Simek2020-02-281-0/+1
* arm: xilinx: Fill DEVICE_TREE directly in MakefilesMichal Simek2020-02-282-0/+10
* arm: zynq: zybo z7: fix MIO init issueMilan Obuch2020-02-281-2/+2
* dm: core: Rename ofnode_get_chosen_prop()Simon Glass2020-02-051-1/+1
* common: Move reset_cpu() to the CPU headerSimon Glass2020-01-171-0/+1
* ARM: zynq: Add jtag distro boot supportT Karthik Reddy2020-01-141-1/+1
* arm: xilinx: Use device tree which can be passed on cmd lineMichal Simek2020-01-142-2/+2
* arm64: zynqmp: Fix symlinks to SC psu_init* filesMichal Simek2020-01-145-0/+2
* arm: zynq: Remove low level UART settingMichal Simek2020-01-1414-1018/+0
* arm64: zynqmp: Remove low level UART settingMichal Simek2020-01-1415-104/+0
* arm64: zynqmp: Do not assing MIO34 that early on zcu100Michal Simek2020-01-141-1/+6
generated by cgit (git 2.34.1) at 2025-01-08 17:47:32 +0000