summaryrefslogtreecommitdiffstats
path: root/board/xilinx/versal
Commit message (Expand)AuthorAgeFilesLines
* common: Move some board functions out of common.hSimon Glass2019-12-021-0/+1
* common: Move get_ticks() function out of common.hSimon Glass2019-12-021-0/+1
* arm64: versal: Move common board dtb searchIbai Erkiaga2019-10-081-0/+1
* arm64: versal: Add new dfu usb distro boot commandT Karthik Reddy2019-10-081-0/+4
* arm64: versal: Add new jtag distro boot commandSiva Durga Prasad Paladugu2019-10-081-1/+1
* arm64: versal: Enable memory mapping via DTMichal Simek2019-10-081-1/+8
* arm64: versal: Set initrd_high to as high as possibleSiva Durga Prasad Paladugu2019-10-081-0/+6
* arm64: versal: fpga: Add PL bit stream load supportSiva Durga Prasad Paladugu2019-10-081-0/+10
* arm64: versal: Define board_late_init for versalSiva Durga Prasad Paladugu2019-10-081-0/+111
* arm64: versal: Move IOU_SWITCH_DIVISOR0 to KconfigMichal Simek2019-02-141-1/+4
* arm64: versal: Remove one level of indentation in board_early_init_r()Michal Simek2019-02-141-36/+37
* arm64: versal: Add support for new Xilinx Versal ACAPsMichal Simek2018-10-163-0/+95
generated by cgit (git 2.34.1) at 2025-01-10 10:18:40 +0000