summaryrefslogtreecommitdiffstats
path: root/arch/x86/cpu
Commit message (Expand)AuthorAgeFilesLines
* x86: cpu: Don't include the cpu driver in TPLSimon Glass2019-10-081-1/+4
* x86: Add a function to set variable MTRRsSimon Glass2019-10-081-0/+38
* x86: Refactor mtrr_commit() to allow for shared codeSimon Glass2019-10-081-7/+12
* x86: Add new common CPU functions for turbo/burst modeSimon Glass2019-10-081-0/+61
* x86: Tidy up some duplicate MSR definesSimon Glass2019-10-083-11/+11
* x86: Add common functions for TDP and perf controlSimon Glass2019-10-085-32/+33
* x86: Use a common bus clock for Intel CPUsSimon Glass2019-10-083-5/+5
* x86: Add a common function to set CPU thermal targetSimon Glass2019-10-083-41/+26
* x86: Use a common definition of MSR_IA32_PERF_CTLSimon Glass2019-10-083-3/+3
* x86: pci: Drop the first parameter in pci_x86_r/w_config()Simon Glass2019-10-083-19/+11
* x86: Move acpi_s3.h to a common locationSimon Glass2019-10-083-3/+3
* x86: Rename turbo ratio MSR to MSR_TURBO_RATIO_LIMITSimon Glass2019-10-081-1/+1
* x86: Add more comments to the start-up codeSimon Glass2019-10-083-3/+17
* x86: Change condition for using CARSimon Glass2019-10-081-2/+2
* x86: fsp: Save usable RAM and hob_list in the handoff areaSimon Glass2019-10-081-0/+6
* x86: spl: Move broadwell-specific code out of generic x86 splSimon Glass2019-10-082-0/+12
* x86: pci: Add a function to clear and set PCI config regsSimon Glass2019-10-081-0/+19
* x86: Add binman symbols to the imageSimon Glass2019-10-081-0/+6
* x86: Move common Intel CPU info code into a functionSimon Glass2019-10-083-14/+16
* x86: Rename some FSP functions to have an fsp_ prefixSimon Glass2019-10-084-4/+4
* x86: Rename existing FSP code to fsp1Simon Glass2019-10-086-6/+6
* x86: tangier: Fix off-by-one error when preparing CSRTAndy Shevchenko2019-09-101-1/+1
* x86: tangier: Reserve PCI ECAM in motherboard resourcesAndy Shevchenko2019-09-101-1/+2
* x86: show UEFI images involved in crashHeinrich Schuchardt2019-09-101-0/+14
* x86: qemu: Report high memory in the E820 tableBin Meng2019-09-101-19/+40
* x86: qemu: Support getting high memory sizeBin Meng2019-09-101-2/+25
* x86: qemu: Extract getting memory size to a separate routineBin Meng2019-09-101-2/+7
* x86: Remove x86 specific GD flags as they are not referenced at allStefan Roese2019-08-183-14/+1
* env: Rename environment.h to env_internal.hSimon Glass2019-08-111-1/+1
* env: Move TOTAL_MALLOC_LEN to environment.hSimon Glass2019-08-111-0/+1
* x86: slimbootloader: Set TSC information for tsc_timerPark, Aiden2019-08-091-0/+37
* x86: slimbootloader: Add serial driverPark, Aiden2019-08-092-1/+68
* x86: slimbootloader: Add memory configurationPark, Aiden2019-08-092-1/+152
* x86: Add new slimbootloader CPU typePark, Aiden2019-08-096-2/+64
* x86: tangier: Populate CSRT for shared DMA controllerAndy Shevchenko2019-08-091-0/+38
* watchdog: tangier: Convert to use WDT classAndy Shevchenko2019-06-221-1/+0
* x86: coreboot: make it possible to process unhandled tagsChristian Gmeiner2019-05-191-0/+7
* Fix spelling of available.Vagrant Cascadian2019-05-091-1/+1
* x86: Add a way to jump from TPL to SPLSimon Glass2019-05-081-0/+13
* x86: broadwell: Update PCH to work in TPLSimon Glass2019-05-081-3/+9
* x86: Support TPL in Intel common codeSimon Glass2019-05-081-3/+6
* x86: broadwell: Implement PCH_REQ_PMBASE_INFOSimon Glass2019-05-081-0/+25
* x86: ivybridge: Implement PCH_REQ_PMBASE_INFOSimon Glass2019-05-081-0/+15
* x86: Add common Intel code for SPLSimon Glass2019-05-082-0/+33
* x86: broadwell: Select refcode and CPU code for SPLSimon Glass2019-05-081-3/+4
* x86: broadwell: Allow booting from SPLSimon Glass2019-05-082-0/+78
* x86: Allow 16-bit init to be in TPLSimon Glass2019-05-082-2/+2
* x86: Add support for starting from SPL/TPLSimon Glass2019-05-083-1/+134
* x86: broadwell: Split CPU initSimon Glass2019-05-083-673/+695
* x86: broadwell: Move init of debug UART to cpu.cSimon Glass2019-05-082-11/+13
generated by cgit (git 2.34.1) at 2026-04-14 14:43:34 +0000