summaryrefslogtreecommitdiffstats
path: root/arch/x86/cpu/ivybridge/cpu.c
Commit message (Expand)AuthorAgeFilesLines
* reset: Remove addr parameter from reset_cpu()Harald Seiler2021-03-021-1/+1
* common: Drop asm/global_data.h from common headerSimon Glass2021-02-021-0/+1
* common: Drop log.h from common headerSimon Glass2020-05-181-0/+1
* common: Drop init.h from common headerSimon Glass2020-05-181-0/+1
* common: Move checkcpu() out of common.hSimon Glass2019-12-021-0/+1
* x86: pci: Drop the first parameter in pci_x86_r/w_config()Simon Glass2019-10-081-2/+1
* SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini2018-05-071-2/+1
* board_f: x86: Use checkcpu() for CPU initSimon Glass2017-04-051-4/+10
* x86: ivybridge: Add more debugging for failuresSimon Glass2017-02-061-1/+3
* x86: Add debugging when cpu_common_init() failsSimon Glass2016-08-301-1/+3
* x86: Move common PCH code into a common placeSimon Glass2016-03-171-0/+1
* x86: Move common CPU code to its own placeSimon Glass2016-03-171-74/+6
* x86: Create a common header for Intel register accessSimon Glass2016-03-171-0/+1
* x86: Move microcode code to a common locationSimon Glass2016-03-171-1/+1
* dm: Use uclass_first_device_err() where it is usefulSimon Glass2016-03-141-9/+5
* x86: ivybridge: Convert enable_usb_bar() to use DM PCI APISimon Glass2016-01-241-17/+17
* x86: ivybridge: Use the I2C driver to perform SMbus initSimon Glass2016-01-241-36/+3
* x86: ivybridge: Do the SATA init before relocationSimon Glass2016-01-241-0/+3
* x86: ivybridge: Move GPIO init to the LPC init() methodSimon Glass2016-01-241-4/+0
* x86: ivybridge: Move graphics init much laterSimon Glass2016-01-241-1/+0
* x86: ivybridge: Probe the LPC in CPU initSimon Glass2016-01-241-3/+2
* x86: ivybridge: Move northbridge init into the probe() methodSimon Glass2016-01-241-0/+2
* x86: ivybridge: Rename bd82x6x_init()Simon Glass2016-01-241-0/+8
* x86: ivybridge: Move more init to the probe() functionSimon Glass2016-01-241-43/+0
* x86: ivybridge: Move lpc_early_init() to probe()Simon Glass2016-01-241-9/+0
* x86: ivybridge: Set up the LPC device using driver modelSimon Glass2016-01-241-1/+5
* x86: Remove HAVE_ACPI_RESUMEBin Meng2015-12-091-9/+0
* x86: Convert to use driver model timerBin Meng2015-12-011-1/+0
* x86: chromebook_link: Enable the debug UARTSimon Glass2015-10-211-0/+7
* x86: ivybridge: Use reset_cpu()Simon Glass2015-04-291-3/+2
* x86: chromebook_link: dts: Add PCH and LPC devicesSimon Glass2015-04-181-1/+1
* dm: x86: pci: Convert chromebook_link to use driver model for pciSimon Glass2015-04-181-7/+9
* x86: Split up arch_cpu_init()Simon Glass2015-04-161-0/+8
* x86: Add a x86_ prefix to the x86-specific PCI functionsSimon Glass2015-04-161-19/+19
* x86: ivybridge: Update microcode early in bootSimon Glass2015-01-131-1/+1
* x86: ivybridge: Drop support for ROM cachingSimon Glass2015-01-131-25/+0
* x86: Add post failure codes for bist and carBin Meng2014-12-131-0/+1
* x86: ivybridge: Add LAPIC supportSimon Glass2014-11-211-0/+3
* x86: ivybridge: Add early init for PCH devicesSimon Glass2014-11-211-0/+141
* x86: ivybridge: Perform Intel microcode update on bootSimon Glass2014-11-211-0/+5
* x86: ivybridge: Check BIST value on bootSimon Glass2014-11-211-0/+16
* x86: ivybridge: Perform initial CPU setupSimon Glass2014-11-211-0/+130
* x86: ivybridge: Add early LPC init so that serial worksSimon Glass2014-11-211-0/+12
* x86: ivybridge: Enable PCI in early initSimon Glass2014-11-211-0/+6
* x86: chromebook_link: Implement CAR support (cache as RAM)Simon Glass2014-11-211-0/+2
* x86: Add chromebook_link boardSimon Glass2014-11-211-0/+42
generated by cgit (git 2.34.1) at 2025-09-02 05:14:43 +0000