summaryrefslogtreecommitdiffstats
path: root/arch/riscv
Commit message (Expand)AuthorAgeFilesLines
* dm: treewide: Rename ..._platdata variables to just ..._platSimon Glass2020-12-132-2/+2
* riscv: sifive/fu540: kconfig: Enable support for Opencores I2C controllerPragnesh Patel2020-11-281-0/+2
* riscv: fu540: dts: Correct reg size of clint nodePragnesh Patel2020-10-261-1/+1
* riscv: Move timer portions of SiFive CLINT to drivers/timerSean Anderson2020-10-261-39/+2
* timer: Add _TIMER suffix to Andes PLMT KconfigSean Anderson2020-10-261-1/+1
* riscv: Move Andes PLMT driver to drivers/timerSean Anderson2020-10-263-58/+0
* riscv: k210: Reduce DMA block sizeSean Anderson2020-10-261-2/+2
* riscv: Only enable OF_BOARD_FIXUP for S-ModeSean Anderson2020-10-261-1/+1
* timer: Return count from timer_ops.get_countSean Anderson2020-10-222-8/+4
* riscv: add DT binding for BOOT button on Maix boardHeinrich Schuchardt2020-10-081-0/+11
* riscv: Add pinmux and gpio bindings for Kendryte K210Sean Anderson2020-10-082-0/+116
* Merge branch 'next'Tom Rini2020-10-0520-168/+189
|\
| * riscv: Add some comments to start.SSean Anderson2020-09-301-2/+17
| * riscv: Ensure gp is NULL or points to valid dataSean Anderson2020-09-302-4/+27
| * riscv: Consolidate fences into AMOs for available_harts_lockSean Anderson2020-09-301-6/+3
| * riscv: Clear pending IPIs on initializationSean Anderson2020-09-301-0/+20
| * riscv: Use a valid bit to ignore already-pending IPIsSean Anderson2020-09-302-2/+21
| * riscv: Match memory barriers between send_ipi_many and handle_ipiSean Anderson2020-09-301-0/+2
| * Revert "riscv: Clear pending interrupts before enabling IPIs"Sean Anderson2020-09-301-2/+0
| * riscv: Update SiFive device tree for new CLINT driverSean Anderson2020-09-302-2/+10
| * riscv: Update Kendryte device tree for new CLINT driverSean Anderson2020-09-301-3/+4
| * riscv: Rework Sifive CLINT as UCLASS_TIMER driverSean Anderson2020-09-302-32/+34
| * riscv: Clean up initialization in Andes PLICSean Anderson2020-09-301-33/+25
| * riscv: Rework Andes PLMT as a UCLASS_TIMER driverSean Anderson2020-09-304-32/+23
| * riscv: Rework riscv timer driver to only support S-modeSean Anderson2020-09-306-50/+3
| * fdtdec: optionally add property no-map to created reserved memory nodeEtienne Carriere2020-09-221-1/+1
* | riscv: restore global data pointer in trap handlerHeinrich Schuchardt2020-09-281-0/+3
|/
* riscv: define function set_gd()Heinrich Schuchardt2020-09-141-0/+9
* cmd: provide command sbiHeinrich Schuchardt2020-08-252-0/+38
* riscv: fix building with CONFIG_SPL_SMP=nHeinrich Schuchardt2020-08-251-1/+1
* riscv: fu540: Use correct API to get L2 cache controller base addressBin Meng2020-08-251-1/+2
* riscv: additional crash informationHeinrich Schuchardt2020-08-141-22/+35
* riscv: sifive: fu540: redundant initializationHeinrich Schuchardt2020-08-141-1/+1
* riscv: remove redundant logical constraint.Heinrich Schuchardt2020-08-141-1/+1
* riscv: sifive/fu540: kconfig: Move FU540 driver related options to the SoC levelBin Meng2020-08-141-0/+22
* riscv: sifive/fu540: spl: Rename soc_spl_init()Bin Meng2020-08-142-2/+2
* riscv: Call spl_board_init_f() in the generic SPL board_init_f()Bin Meng2020-08-142-0/+16
* sifive: reset: add DM based reset driver for SiFive SoC'sSagar Shrikant Kadam2020-08-041-0/+13
* fu540: dtsi: add reset producer and consumer entriesSagar Shrikant Kadam2020-08-041-0/+12
* riscv: dts: hifive-unleashed-a00: Make memory node available to SPLBin Meng2020-07-241-0/+4
* riscv: Fix linking error when building u-boot-spl with no SMP supportLeo Yu-Chi Liang2020-07-241-0/+2
* Revert "riscv: Allow use of reset drivers"Bin Meng2020-07-241-2/+0
* env: Enable SPI flash env for SiFive FU540Jagan Teki2020-07-241-0/+13
* sifive: fu540: Add Booting from SPIJagan Teki2020-07-241-0/+12
* riscv: Make SiFive HiFive Unleashed board boot againBin Meng2020-07-242-5/+13
* Merge branch 'next'Tom Rini2020-07-0616-103/+801
|\
| * riscv: dts: hifive-unleashed-a00: add cpu aliasesSagar Shrikant Kadam2020-07-011-0/+4
| * riscv: Add Sipeed Maix supportSean Anderson2020-07-011-0/+4
| * riscv: Add device tree for K210 and Sipeed Maix BitMSean Anderson2020-07-013-0/+642
| * riscv: Allow use of reset driversSean Anderson2020-07-011-0/+2
generated by cgit (git 2.34.1) at 2024-11-16 05:59:47 +0000