summaryrefslogtreecommitdiffstats
path: root/arch/riscv
Commit message (Expand)AuthorAgeFilesLines
* RISC-V: Align boot image header with LinuxAtish Patra2019-10-181-5/+6
* gpio: sifive: add support for DM based gpio driver for FU540-SoCSagar Shrikant Kadam2019-10-182-0/+41
* riscv: cache: use CCTL to flush d-cacheRick Chen2019-09-031-9/+13
* riscv: dts: move out AE350 L2 node from cpus nodeRick Chen2019-09-032-12/+22
* riscv: cache: Flush L2 cache before jump to linuxRick Chen2019-09-031-0/+17
* riscv: ax25: add imply v5l2 cache controllerRick Chen2019-09-031-0/+1
* riscv: andes_plic: init plic by scanning each cpu nodeRick Chen2019-09-031-11/+25
* riscv: update fix_rela_dynMarcus Comstedt2019-09-031-5/+5
* riscv: add a generic FIT generator scriptLukas Auer2019-08-261-0/+100
* riscv: support SPL stack and global data relocationLukas Auer2019-08-261-1/+34
* riscv: add SPL supportLukas Auer2019-08-267-1/+190
* riscv: add run mode configuration for SPLLukas Auer2019-08-267-18/+44
* riscv: Access CSRs using CSR numbersBin Meng2019-08-154-243/+19
* riscv: Sync csr.h with Linux kernel v5.2Bin Meng2019-08-152-16/+114
* env: Drop environment.h header file where not neededSimon Glass2019-08-111-1/+0
* efi_loader: use predefined constants in crt0_*_efi.SHeinrich Schuchardt2019-07-161-6/+5
* riscv: Add Microchip MPFS Icicle board supportPadmarao Begari2019-06-051-0/+4
* CONFIG_SPL_SYS_[DI]CACHE_OFF: addTrevor Woerner2019-05-182-4/+18
* CONFIG_SYS_[DI]CACHE_OFF: convert to KconfigTrevor Woerner2019-05-181-0/+12
* RISCV: image: Add booti supportAtish Patra2019-05-092-0/+56
* riscv: prior_stage_fdt_address should only be used when OF_PRIOR_STAGE is ena...Rick Chen2019-05-092-0/+4
* riscv: Introduce CONFIG_XIP to support booting from flashRick Chen2019-05-096-0/+21
* dts: switch spi-flash to jedec, spi-nor compatibleNeil Armstrong2019-04-122-2/+2
* riscv: dts: fix CONFIG_DEFAULT_DEVICE_TREE failureRick Chen2019-04-081-0/+2
* riscv: dts: ae350 support SMPRick Chen2019-04-082-44/+118
* riscv: ax25: Andes specific cache shall only support in M-modeRick Chen2019-04-081-0/+1
* riscv: ax25: Add platform-specific Kconfig optionsRick Chen2019-04-081-0/+6
* riscv: Add a SYSCON driver for Andestech's PLMTRick Chen2019-04-085-0/+67
* riscv: Add a SYSCON driver for Andestech's PLICRick Chen2019-04-085-2/+127
* riscv: hang if relocation of secondary harts failsLukas Auer2019-04-081-1/+12
* riscv: do not rely on hart ID passed by previous boot stageLukas Auer2019-04-081-0/+4
* riscv: boot images passed to bootm on all hartsLukas Auer2019-04-081-1/+12
* riscv: add support for multi-hart systemsLukas Auer2019-04-085-2/+147
* riscv: save hart ID in register tp instead of s0Lukas Auer2019-04-081-2/+2
* riscv: delay initialization of caches and debug UARTLukas Auer2019-04-081-8/+8
* riscv: implement IPI platform functions using SBILukas Auer2019-04-083-0/+31
* riscv: import the supervisor binary interface header fileLukas Auer2019-04-081-0/+94
* riscv: add infrastructure for calling functions on other hartsLukas Auer2019-04-085-0/+197
* riscv: Enable CONFIG_SYS_BOOT_RAMDISK_HIGH for using initrdAnup Patel2019-02-271-0/+1
* riscv: Add SiFive FU540 board supportAnup Patel2019-02-271-0/+4
* riscv: generic: Ensure that U-Boot runs within 4GB for 64bit systemsAnup Patel2019-02-271-0/+20
* riscv: Add place-holder asm/arch/clk.h for driver compilationAnup Patel2019-02-271-0/+14
* riscv: Add asm/dma-mapping.h for DMA mappingsAnup Patel2019-02-271-0/+38
* riscv: Rename cpu/qemu to cpu/genericAnup Patel2019-02-275-2/+2
* riscv: qemu: define standalone load addressLukas Auer2019-01-151-1/+1
* riscv: remove RISC-V standalone linker scriptLukas Auer2019-01-151-1/+0
* riscv: use invalidate/flush_*cache_range functions in cache.cLukas Auer2019-01-151-2/+2
* riscv: move the AX25-specific implementation of flush_dcache_allLukas Auer2019-01-152-6/+26
* riscv: clarify error message on undefined exceptionsLukas Auer2019-01-151-1/+2
* riscv: bootm: Support booting VxWorksBin Meng2018-12-311-1/+7
generated by cgit (git 2.34.1) at 2024-10-03 05:23:47 +0000