summaryrefslogtreecommitdiffstats
path: root/arch/riscv
Commit message (Expand)AuthorAgeFilesLines
* Merge branch '2021-02-02-drop-asm_global_data-when-unused'Tom Rini2021-02-1512-0/+12
|\
| * common: Drop asm/global_data.h from common headerSimon Glass2021-02-0212-0/+12
* | riscv: Change phys_addr_t and phys_size_t to 64-bitBin Meng2021-02-031-2/+2
* | riscv: Adjust board_get_usable_ram_top() for 32-bitBin Meng2021-02-032-8/+6
|/
* riscv: dts: Add device tree for Microchip Icicle KitPadmarao Begari2021-01-183-0/+436
* riscv: Add DMA 64-bit address supportPadmarao Begari2021-01-182-0/+8
* Merge tag 'dm-pull-5jan21' of git://git.denx.de/u-boot-dm into nextTom Rini2021-01-051-1/+1
|\
| * dm: Rename DM_GET_DRIVER() to DM_DRIVER_GET()Simon Glass2021-01-051-1/+1
* | Merge tag 'v2021.01-rc5' into nextTom Rini2021-01-055-12/+87
|\ \ | |/ |/|
| * riscv: Add device tree bindings for SPISean Anderson2020-12-182-1/+47
| * spi: dw: Add SoC-specific compatible stringsSean Anderson2020-12-181-5/+8
| * riscv: Complete efi header for RV32/64Leo Yu-Chi Liang2020-12-141-0/+10
| * riscv: Fix efi header size for RV32Leo Yu-Chi Liang2020-12-141-3/+14
| * riscv: Fix efi header for RV32Atish Patra2020-12-141-1/+6
| * riscv: reset after crashHeinrich Schuchardt2020-12-141-4/+4
| * riscv: fix the wrong swap value registerBrad Kim2020-12-141-1/+1
* | dm: treewide: Rename ..._platdata variables to just ..._platSimon Glass2020-12-132-2/+2
|/
* riscv: sifive/fu540: kconfig: Enable support for Opencores I2C controllerPragnesh Patel2020-11-281-0/+2
* riscv: fu540: dts: Correct reg size of clint nodePragnesh Patel2020-10-261-1/+1
* riscv: Move timer portions of SiFive CLINT to drivers/timerSean Anderson2020-10-261-39/+2
* timer: Add _TIMER suffix to Andes PLMT KconfigSean Anderson2020-10-261-1/+1
* riscv: Move Andes PLMT driver to drivers/timerSean Anderson2020-10-263-58/+0
* riscv: k210: Reduce DMA block sizeSean Anderson2020-10-261-2/+2
* riscv: Only enable OF_BOARD_FIXUP for S-ModeSean Anderson2020-10-261-1/+1
* timer: Return count from timer_ops.get_countSean Anderson2020-10-222-8/+4
* riscv: add DT binding for BOOT button on Maix boardHeinrich Schuchardt2020-10-081-0/+11
* riscv: Add pinmux and gpio bindings for Kendryte K210Sean Anderson2020-10-082-0/+116
* Merge branch 'next'Tom Rini2020-10-0520-168/+189
|\
| * riscv: Add some comments to start.SSean Anderson2020-09-301-2/+17
| * riscv: Ensure gp is NULL or points to valid dataSean Anderson2020-09-302-4/+27
| * riscv: Consolidate fences into AMOs for available_harts_lockSean Anderson2020-09-301-6/+3
| * riscv: Clear pending IPIs on initializationSean Anderson2020-09-301-0/+20
| * riscv: Use a valid bit to ignore already-pending IPIsSean Anderson2020-09-302-2/+21
| * riscv: Match memory barriers between send_ipi_many and handle_ipiSean Anderson2020-09-301-0/+2
| * Revert "riscv: Clear pending interrupts before enabling IPIs"Sean Anderson2020-09-301-2/+0
| * riscv: Update SiFive device tree for new CLINT driverSean Anderson2020-09-302-2/+10
| * riscv: Update Kendryte device tree for new CLINT driverSean Anderson2020-09-301-3/+4
| * riscv: Rework Sifive CLINT as UCLASS_TIMER driverSean Anderson2020-09-302-32/+34
| * riscv: Clean up initialization in Andes PLICSean Anderson2020-09-301-33/+25
| * riscv: Rework Andes PLMT as a UCLASS_TIMER driverSean Anderson2020-09-304-32/+23
| * riscv: Rework riscv timer driver to only support S-modeSean Anderson2020-09-306-50/+3
| * fdtdec: optionally add property no-map to created reserved memory nodeEtienne Carriere2020-09-221-1/+1
* | riscv: restore global data pointer in trap handlerHeinrich Schuchardt2020-09-281-0/+3
|/
* riscv: define function set_gd()Heinrich Schuchardt2020-09-141-0/+9
* cmd: provide command sbiHeinrich Schuchardt2020-08-252-0/+38
* riscv: fix building with CONFIG_SPL_SMP=nHeinrich Schuchardt2020-08-251-1/+1
* riscv: fu540: Use correct API to get L2 cache controller base addressBin Meng2020-08-251-1/+2
* riscv: additional crash informationHeinrich Schuchardt2020-08-141-22/+35
* riscv: sifive: fu540: redundant initializationHeinrich Schuchardt2020-08-141-1/+1
* riscv: remove redundant logical constraint.Heinrich Schuchardt2020-08-141-1/+1
generated by cgit (git 2.34.1) at 2024-06-22 00:43:27 +0000