index
:
u-boot.git
fedora
master
Unnamed repository; edit this file 'description' to name the repository.
Dennis Gilmore
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
cpu
Commit message (
Expand
)
Author
Age
Files
Lines
*
riscv: cpu: fu740: clear feature disable CSR
Green Wan
2021-05-31
1
-0
/
+15
*
drivers: clk: add fu740 support
Green Wan
2021-05-31
1
-1
/
+1
*
riscv: cpu: fu740: Add support for cpu fu740
Green Wan
2021-05-31
6
-0
/
+187
*
treewide: Convert macro and uses of __section(foo) to __section("foo")
Marek BehĂșn
2021-05-24
1
-2
/
+2
*
riscv: qemu: Switch to use binman to generate u-boot.itb
Bin Meng
2021-05-19
1
-0
/
+1
*
riscv: Split SiFive CLINT support between SPL and U-Boot proper
Bin Meng
2021-05-17
2
-2
/
+3
*
Revert "riscv: cpu: fu740: clear feature disable CSR"
Bin Meng
2021-05-14
1
-15
/
+0
*
riscv: cpu: fu740: clear feature disable CSR
Green Wan
2021-05-05
1
-0
/
+15
*
riscv: cpu: Add callback to init each core
Green Wan
2021-05-05
2
-0
/
+15
*
cpu: Rename SPL_CPU_SUPPORT to SPL_CPU
Simon Glass
2021-03-27
3
-3
/
+3
*
Merge branch '2021-02-02-drop-asm_global_data-when-unused'
Tom Rini
2021-02-15
3
-0
/
+3
|
\
|
*
common: Drop asm/global_data.h from common header
Simon Glass
2021-02-02
3
-0
/
+3
*
|
riscv: Adjust board_get_usable_ram_top() for 32-bit
Bin Meng
2021-02-03
2
-8
/
+6
|
/
*
riscv: fix the wrong swap value register
Brad Kim
2020-12-14
1
-1
/
+1
*
riscv: sifive/fu540: kconfig: Enable support for Opencores I2C controller
Pragnesh Patel
2020-11-28
1
-0
/
+2
*
timer: Add _TIMER suffix to Andes PLMT Kconfig
Sean Anderson
2020-10-26
1
-1
/
+1
*
riscv: Add some comments to start.S
Sean Anderson
2020-09-30
1
-2
/
+17
*
riscv: Ensure gp is NULL or points to valid data
Sean Anderson
2020-09-30
1
-3
/
+25
*
riscv: Consolidate fences into AMOs for available_harts_lock
Sean Anderson
2020-09-30
1
-6
/
+3
*
riscv: Clear pending IPIs on initialization
Sean Anderson
2020-09-30
1
-0
/
+20
*
Revert "riscv: Clear pending interrupts before enabling IPIs"
Sean Anderson
2020-09-30
1
-2
/
+0
*
riscv: Rework riscv timer driver to only support S-mode
Sean Anderson
2020-09-30
3
-3
/
+3
*
riscv: fu540: Use correct API to get L2 cache controller base address
Bin Meng
2020-08-25
1
-1
/
+2
*
riscv: sifive: fu540: redundant initialization
Heinrich Schuchardt
2020-08-14
1
-1
/
+1
*
riscv: sifive/fu540: kconfig: Move FU540 driver related options to the SoC level
Bin Meng
2020-08-14
1
-0
/
+22
*
riscv: sifive/fu540: spl: Rename soc_spl_init()
Bin Meng
2020-08-14
1
-1
/
+1
*
riscv: Fix linking error when building u-boot-spl with no SMP support
Leo Yu-Chi Liang
2020-07-24
1
-0
/
+2
*
env: Enable SPI flash env for SiFive FU540
Jagan Teki
2020-07-24
1
-0
/
+13
*
riscv: Make SiFive HiFive Unleashed board boot again
Bin Meng
2020-07-24
1
-1
/
+1
*
Merge branch 'next'
Tom Rini
2020-07-06
2
-0
/
+17
|
\
|
*
riscv: Add option to support RISC-V privileged spec 1.9
Sean Anderson
2020-07-01
1
-0
/
+9
|
*
riscv: Clean up IPI initialization code
Sean Anderson
2020-07-01
1
-0
/
+6
|
*
riscv: Clear pending interrupts before enabling IPIs
Sean Anderson
2020-07-01
1
-0
/
+2
*
|
riscv: sifive: fu540: enable all cache ways from U-Boot proper
Pragnesh Patel
2020-07-03
2
-0
/
+54
|
/
*
riscv: sifive: fu540: add SPL configuration
Pragnesh Patel
2020-06-04
2
-0
/
+27
*
riscv: cpu: fu540: Add support for cpu fu540
Pragnesh Patel
2020-06-04
4
-0
/
+82
*
riscv: Add _image_binary_end for SPL
Pragnesh Patel
2020-06-04
1
-0
/
+1
*
common: Drop linux/bitops.h from common header
Simon Glass
2020-05-18
1
-0
/
+1
*
common: Drop init.h from common header
Simon Glass
2020-05-18
1
-0
/
+1
*
common: Drop net.h from common header
Simon Glass
2020-05-18
2
-0
/
+2
*
riscv: Provide a mechanism to fix DT for reserved memory
Atish Patra
2020-04-23
1
-0
/
+1
*
riscv: Introduce SPL_SMP Kconfig option for U-Boot SPL
Bin Meng
2020-04-23
1
-7
/
+7
*
riscv: Merge unnecessary SMP ifdefs in start.S
Bin Meng
2020-04-23
1
-4
/
+0
*
riscv: qemu: Remove the simple-bus driver for the SoC node
Bin Meng
2020-04-23
1
-14
/
+0
*
riscv: ax25: cache: Remove SPL_RISCV_MMODE config check
Pragnesh Patel
2020-04-23
1
-8
/
+8
*
riscv: Remove unnecessary instruction
Sean Anderson
2020-02-10
1
-3
/
+2
*
riscv: Add option to print registers on exception
Sean Anderson
2020-02-10
1
-1
/
+2
*
riscv: Fix breakage caused by linker relaxation
Sean Anderson
2020-02-10
1
-1
/
+0
*
common: Move relocate_code() to init.h
Simon Glass
2020-01-17
1
-1
/
+1
*
riscv: add option to wait for ack from secondary harts in smp functions
Lukas Auer
2019-12-10
1
-0
/
+2
[next]