summaryrefslogtreecommitdiffstats
path: root/arch/mips/lib/cache.c
Commit message (Expand)AuthorAgeFilesLines
* MIPS: Break out of cache loops for unimplemented cachesPaul Burton2017-11-281-7/+6
* MIPS: Clear instruction hazards in flush_cache()Paul Burton2017-11-281-0/+4
* MIPS: Ensure cache ops complete in cache maintenance functionsPaul Burton2017-11-281-1/+12
* MIPS: Make CM GCR base configurablePaul Burton2017-05-121-0/+2
* MIPS: L2 cache supportPaul Burton2016-09-211-1/+61
* MIPS: Probe cache line sizes once during bootPaul Burton2016-09-211-18/+25
* MIPS: Fix invalidate_dcache_range to operate on L1 DcachePaul Burton2016-06-101-1/+1
* MIPS: Abstract cache op loops with a macroPaul Burton2016-05-311-41/+18
* MIPS: Split I & D cache line size configPaul Burton2016-05-311-15/+7
* MIPS: Move cache sizes to KconfigPaul Burton2016-05-311-1/+1
* mips: cache: Bulletproof the code against cornercasesMarek Vasut2016-02-011-0/+8
* MIPS: sync processor and register definitions with linux-4.4Daniel Schwierzeck2016-01-161-2/+2
* MIPS: unify cache maintenance functionsPaul Burton2015-01-291-0/+118
generated by cgit (git 2.34.1) at 2026-02-01 16:15:06 +0000