summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-tegra/tegra210
Commit message (Expand)AuthorAgeFilesLines
* ARM: tegra: add APIs the clock uclass driver will needStephen Warren2016-09-271-16/+48
* ARM: tegra: add peripheral clock init tableStephen Warren2016-09-271-0/+23
* ARM: tegra210: set PLLE_PTS bit when enabling PLLEStephen Warren2016-03-291-0/+2
* ARM: tegra: note that p2371-2180 is Jetson TX1Stephen Warren2015-11-121-5/+5
* ARM: tegra: error check Tegra210 XUSB padctl waitsStephen Warren2015-11-121-5/+20
* ARM: tegra: add lane tables to Tegra210 XUSB padctlStephen Warren2015-11-121-4/+74
* ARM: tegra: switch Tegra210 to common XUSB padctlStephen Warren2015-11-122-158/+16
* ARM: tegra210: implement PLLE init procedure from TRMStephen Warren2015-11-121-47/+132
* ARM: tegra: clk_m is the architected timer source clockThierry Reding2015-09-161-6/+4
* ARM: tegra: Implement clk_mThierry Reding2015-09-161-0/+11
* ARM: tegra: Add p2371-2180 boardStephen Warren2015-09-161-0/+9
* tegra: Correct logic for reading pll_misc in clock_start_pll()Simon Glass2015-08-131-0/+7
* ARM: tegra: Add p2371-0000 boardStephen Warren2015-08-061-0/+9
* ARM: tegra: Add e2220-1170 boardStephen Warren2015-08-061-0/+8
* Tegra: PLL: use per-SoC pllinfo table instead of PLL_DIVM/N/P, etc.Tom Warren2015-08-051-1/+30
* Tegra: clocks: Add 38.4MHz OSC support for T210 useTom Warren2015-08-051-2/+6
* T210: Add support for 64-bit T210-based P2571 boardTom Warren2015-07-281-0/+7
* ARM: Tegra210: Add SoC code/include files for T210Tom Warren2015-07-285-0/+1648
* ARM: tegra: pinctrl: move Tegra210 code to the correct dirStephen Warren2015-03-301-0/+195
generated by cgit (git 2.34.1) at 2024-11-19 10:18:59 +0000