summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-sunxi/dram_sunxi_dw.c
Commit message (Expand)AuthorAgeFilesLines
* sunxi: enable dual rank memory on R40Icenowy Zheng2021-04-161-6/+49
* sunxi: support asymmetric dual rank DRAM on A64/R40Icenowy Zheng2021-04-161-20/+74
* sunxi: make V3s DRAM initialization more properIcenowy Zheng2020-10-221-5/+86
* sunxi: Silence warning about non-static inline functionSamuel Holland2020-06-011-9/+9
* common: Drop linux/delay.h from common headerSimon Glass2020-05-181-0/+1
* common: Drop log.h from common headerSimon Glass2020-05-181-0/+1
* common: Drop init.h from common headerSimon Glass2020-05-181-0/+1
* SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini2018-05-071-2/+1
* sunxi: add LPDDR3 DRAM type support for DesignWare-like DRAM controllerIcenowy Zheng2017-06-081-0/+2
* sunxi: add support for V3s DRAM controllerIcenowy Zheng2017-06-081-0/+3
* sunxi: add support for the DDR2 in V3s SoCIcenowy Zheng2017-06-081-0/+2
* sunxi: enable dual rank detection in DesignWare-like DRAM codeIcenowy Zheng2017-06-081-1/+3
* sunxi: Add selective DRAM type and timingIcenowy Zheng2017-06-081-113/+6
* sunxi: add bank detection code to H3 DRAM initialization codeIcenowy Zheng2017-06-081-4/+15
* sunxi: add option for 16-bit DW DRAM controllerIcenowy Zheng2017-06-081-4/+29
* sunxi: Rename bus-width related macros in H3 DRAM codeIcenowy Zheng2017-06-081-5/+6
* sunxi: makes an invisible option for H3-like DRAM controllersIcenowy Zheng2017-06-081-0/+829
generated by cgit (git 2.34.1) at 2024-06-20 17:38:57 +0000