summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-socfpga/Kconfig
Commit message (Expand)AuthorAgeFilesLines
* arm: socfpga: soc64: Support Vendor Authorized Boot (VAB)Siew Chin Lim2021-03-081-0/+15
* arm: socfpga: Move Stratix10 and Agilex to use TARGET_SOCFPGA_SOC64Siew Chin Lim2021-03-081-0/+5
* arm: socfpga: soc64: Enable FIT image generation using binmanSiew Chin Lim2021-01-151-0/+2
* arm: socfpga: Disable "spin-table" method for booting LinuxChee Hong Ang2021-01-151-2/+0
* arm: socfpga: agilex: Enable FPGA Full Reconfiguration supportChee Hong Ang2020-10-091-0/+1
* fpga: altera: Rename Stratix10 FPGA to Intel FPGA SDM MailboxChee Hong Ang2020-10-091-1/+1
* arm: socfpga: arria10: Enable cache driver in SPLLey Foon Tan2020-04-131-0/+1
* ARM: socfpga: Add initial support for the ABB SECU boardHolger Brunck2020-03-031-0/+10
* arm: socfpga: agilex: Enable Agilex SoC buildLey Foon Tan2020-01-071-0/+16
* arm: socfpga: gen5: fix ERR_PTR_OFFSETSimon Goldschmidt2019-11-071-0/+3
* ARM: socfpga: vining_fpga: Rename VINING|FPGAMarek Vasut2019-10-091-5/+5
* spl: Convert CONFIG_SPL_SIZE_LIMIT to hexSimon Glass2019-10-081-1/+1
* spl: Allow tiny printf() to be controlled in SPL and TPLSimon Glass2019-10-081-2/+2
* arm: socfpga: provide default SPL_SIZE_LIMIT for gen5Simon Goldschmidt2019-06-141-0/+8
* arm: socfpga: Re-add support for Aries MCV SoM and MCVEV[KP] boardWolfgang Grandegger2019-05-141-0/+7
* ddr: altera: Compile ALTERA SDRAM in SPL onlyLey Foon Tan2019-05-061-2/+2
* arm: socfpga: gen5: reduce SPL pre-reloc mallocSimon Goldschmidt2019-04-251-0/+3
* arm: socfpga: imply/default common config optionsSimon Goldschmidt2019-04-251-0/+20
* arm: socfpga: stratix10: Enable Stratix10 FPGA ReconfigurationAng, Chee Hong2018-12-201-0/+1
* ARM: socfpga: clk: Obtain handoff base clock via DMMarek Vasut2018-08-131-0/+2
* ARM: socfpga: Remove adhoc ethernet reset and configurationMarek Vasut2018-08-131-0/+5
* ARM: socfpga: Enable DM I2C framework on A10Marek Vasut2018-08-131-0/+1
* ARM: socfpga: Enable DM reset framework on A10Marek Vasut2018-08-131-0/+2
* Kconfig: Sort bool, default, select and imply optionsMichal Simek2018-07-301-2/+2
* arm: socfpga: stratix10: Enable Stratix10 SoC buildLey Foon Tan2018-07-121-0/+13
* board/aries: RemoveTom Rini2018-07-021-7/+0
* configs: Add DDR Kconfig support for Arria 10Tien Fong Chee2018-05-181-0/+1
* ARM: socfpga: Clean up Kconfig entriesMarek Vasut2018-05-181-30/+0
* ARM: socfpga: Add new CycloneV SoC Devboards DBM-SoC1 boardMarek Vasut2018-02-261-0/+7
* Convert CONFIG_SPL_BOARD_INIT to KconfigLey Foon Tan2017-05-221-0/+1
* arm: socfpga: Enable build for Arria 10Ley Foon Tan2017-05-181-0/+10
* arm: socfpga: add cyclone5 based de10-nano boardDalon Westergreen2017-04-251-0/+7
* arm: socfpga: Convert Altera DDR SDRAM driver to use KconfigLey Foon Tan2017-04-141-0/+1
* ARM: socfpga: Rename MCVEVKMarek Vasut2017-04-141-5/+5
* SPL: add support to boot from a partition typeDalon Westergreen2017-02-171-0/+6
* Kconfig: Migrate BOARD_LATE_INIT to a selectTom Rini2017-01-241-0/+1
* socfpga: add support for Terasic DE1-SoC boardAnatolij Gustschin2016-12-061-0/+7
* Convert CONFIG_SPL_WATCHDOG_SUPPORT to KconfigSimon Glass2016-09-161-0/+3
* Convert CONFIG_SPL_SPI_SUPPORT to KconfigSimon Glass2016-09-161-0/+3
* Convert CONFIG_SPL_SPI_FLASH_SUPPORT to KconfigSimon Glass2016-09-161-0/+3
* Convert CONFIG_SPL_SERIAL_SUPPORT to KconfigSimon Glass2016-09-161-0/+3
* Convert CONFIG_SPL_NAND_SUPPORT to KconfigSimon Glass2016-09-161-0/+3
* Convert CONFIG_SPL_MMC_SUPPORT to KconfigSimon Glass2016-09-161-0/+3
* Convert CONFIG_SPL_LIBGENERIC_SUPPORT to KconfigSimon Glass2016-09-161-0/+3
* Convert CONFIG_SPL_LIBDISK_SUPPORT to KconfigSimon Glass2016-09-161-0/+3
* Convert CONFIG_SPL_LIBCOMMON_SUPPORT to KconfigSimon Glass2016-09-161-0/+3
* ARM: socfpga: Sort Kconfig entriesMarek Vasut2016-06-081-4/+4
* ARM: socfpga: add support for IS1 boardPavel Machek2016-06-081-0/+6
* arm: socfpga: Add samtec VIN|ING boardMarek Vasut2016-06-011-0/+7
* arm: socfpga: introduce TARGET_SOCFPGA_GEN5 config propertyDinh Nguyen2015-12-201-0/+5
generated by cgit (git 2.34.1) at 2024-06-22 07:37:19 +0000