summaryrefslogtreecommitdiffstats
path: root/arch/arc/lib
Commit message (Expand)AuthorAgeFilesLines
* ARC: CACHE: mark IOC helper functions as inlined_cachefuncEugeniy Paltsev2020-04-161-3/+3
* ARC: CACHE: add support for SL$ disableEugeniy Paltsev2020-04-161-7/+107
* common: Move reset_cpu() to the CPU headerSimon Glass2020-01-171-0/+1
* common: Move enable/disable_interrupts out of common.hSimon Glass2019-12-021-0/+1
* common: Move interrupt functions into a new headerSimon Glass2019-12-021-0/+1
* common: Move some cache and MMU functions out of common.hSimon Glass2019-12-021-0/+1
* Move strtomhz() to vsprintf.hSimon Glass2019-12-021-0/+1
* arc: libgcc: Import __udivdi3 & __udivmoddi4 to allow 64-bit divisionAlexey Brodkin2019-09-031-0/+75
* CONFIG_SPL_SYS_[DI]CACHE_OFF: addTrevor Woerner2019-05-181-2/+2
* ARC: Fix iteration in arc_xx_version()Alexey Brodkin2019-01-251-2/+2
* ARC: Improve identification of ARC coresAlexey Brodkin2018-12-031-20/+180
* ARC: make generic print_cpuinfo() weakAlexey Brodkin2018-10-121-1/+1
* ARC: Implement print_cpuinfo()Alexey Brodkin2018-10-051-1/+34
* ARC: Enable unaligned access in hardware if compiler uses itAlexey Brodkin2018-07-311-0/+9
* ARC: Reset: Implement weak reset_cpu()Alexey Brodkin2018-05-311-5/+9
* ARC: Reset: Use __builtin_arc_brk() instead of open-coded ASMAlexey Brodkin2018-05-311-1/+1
* ARC: Improve relocation fix-upsAlexey Brodkin2018-05-311-22/+54
* ARC: Cache: Don't compare I$ and D$ line lengthsAlexey Brodkin2018-05-311-4/+8
* ARC: init debug uart in early common arc codeEugeniy Paltsev2018-05-241-0/+5
* SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini2018-05-0713-27/+13
* ARC: Remove unused DECLARE_GLOBAL_DATA_PTR from init_helpers.cEugeniy Paltsev2018-04-171-2/+0
* ARC: bootm: Refactor GO and PREP subcommands implementationEugeniy Paltsev2018-03-231-22/+29
* ARC: Cache: Refactor arc_ioc_setup()Eugeniy Paltsev2018-03-211-6/+6
* ARC: Cache: Add missing cache cleanup before cache disableEugeniy Paltsev2018-03-211-14/+39
* ARC: Cache: Add more HW configuration checksEugeniy Paltsev2018-03-211-0/+75
* ARC: Implement a function to sync and cleanup cachesEugeniy Paltsev2018-03-213-5/+28
* ARC: Cache: Fix SLC operations when SLC is bypassed for dataEugeniy Paltsev2018-03-211-11/+28
* ARC: Cache: Implement [i,d]cache_enabled() as separate functionsEugeniy Paltsev2018-03-211-17/+21
* ARC: Move IOC enabling to compile-time optionsEugeniy Paltsev2018-03-211-20/+29
* ARC: Cache: Move PAE exists check into slc_upper_region_init()Eugeniy Paltsev2018-03-211-6/+9
* ARC: Move cache global variables to arch_global_dataEugeniy Paltsev2018-03-211-10/+9
* ARC: Cache: Get rid of [slc,pae,icache,dcache]_exists global variablesEugeniy Paltsev2018-03-211-24/+43
* ARC: Cache: Move SLC status check into slc_entire_op() and slc_rgn_op()Eugeniy Paltsev2018-03-211-5/+11
* ARC: Cache: Use is_isa_arcv2() instead of CONFIG_ISA_ARCV2 ifdefEugeniy Paltsev2018-03-211-30/+29
* ARC: Cache: Allways check D$ status before entire/line opsEugeniy Paltsev2018-03-211-5/+6
* ARC: Move BCR encodings to separate header fileEugeniy Paltsev2018-03-211-59/+8
* ARC: Cache: Move IOC initialization to a separate functionEugeniy Paltsev2018-03-211-26/+30
* ARC: Flush & invalidate D$ with a single commandEugeniy Paltsev2018-03-211-5/+84
* ARC: Cache: Add support for FLUSH_N_INV D$ operationsEugeniy Paltsev2018-03-211-23/+19
* ARC: Cache: Remove per-line I$ operations as unusedEugeniy Paltsev2018-03-211-23/+7
* ARC: Cache: Move I$ entire operation to a separate functionEugeniy Paltsev2018-03-211-12/+19
* arc: Introduce a possibility to not relocate U-bootAlexey Brodkin2018-03-212-1/+13
* arc: Don't halt slavesAlexey Brodkin2018-03-211-20/+0
* arc: Get rid of handwritten string routinesAlexey Brodkin2018-03-218-640/+0
* fdt: Implement weak arch_fixup_fdt()Alexey Brodkin2018-02-181-5/+0
* ARC: Invalidate instruction and data caches early on bootEugeniy Paltsev2018-01-191-0/+12
* ARC: Cache: Fix style violations reported by checkpatchEugeniy Paltsev2018-01-191-10/+8
* ARC: Cache: Disable IOC by defaultEugeniy Paltsev2018-01-191-1/+4
* ARC: ARCv2: Cache: Fixed operation without IOCEugeniy Paltsev2018-01-191-69/+116
* ARC: cache: explicitly initialize "*_exists" variablesEugeniy Paltsev2017-12-111-8/+8
generated by cgit (git 2.34.1) at 2025-02-01 00:04:56 +0000