summaryrefslogtreecommitdiffstats
path: root/arch/arc/lib/cache.c
Commit message (Expand)AuthorAgeFilesLines
* ARCv2: SLC: Make sure busy bit is set properly on SLC flushingAlexey Brodkin2017-04-111-1/+7
* arc/cache: Flush & invalidate all caches right before enabling IOCAlexey Brodkin2016-06-131-0/+3
* arc/cache: really do invalidate_dcache_all() even if IOC existsAlexey Brodkin2016-06-131-5/+2
* arc/cache: really do flush_dcache_all() even if IOC existsAlexey Brodkin2016-04-211-5/+2
* arc: cache - utilize IO coherency (AKA IOC) engineAlexey Brodkin2016-02-201-8/+51
* arc: cache - accommodate different L1 cache line lengthsAlexey Brodkin2016-02-201-36/+82
* arc: significant cache reworkAlexey Brodkin2015-07-011-120/+255
* arc: add support for SLC (System Level Cache, AKA L2-cache)Alexey Brodkin2015-04-031-0/+46
* arc: cache - build invalidate_icache_all() and invalidate_dcache_all()Alexey Brodkin2015-04-031-4/+8
* arc: select cache settings via menuconfigAlexey Brodkin2015-02-091-0/+1
* arc: define and use PTAG AUX regs for MMUv3 onlyAlexey Brodkin2015-02-091-3/+3
* arc: move common sources in libraryAlexey Brodkin2015-01-151-0/+167
generated by cgit (git 2.34.1) at 2026-01-25 22:31:31 +0000