diff options
| author | Lukasz Majewski <l.majewski@samsung.com> | 2015-03-03 17:32:13 +0100 |
|---|---|---|
| committer | Marek Vasut <marex@denx.de> | 2015-04-14 05:48:12 +0200 |
| commit | 29e7fc19ceda9d93fba21a35990e2eb157901010 (patch) | |
| tree | ea69ef4c530997db6ac5f40c0ccce56f9f2d3483 /test | |
| parent | 137f7c590d37279f49caf4d3152a0a7d12f01831 (diff) | |
| download | u-boot-29e7fc19ceda9d93fba21a35990e2eb157901010.tar.gz u-boot-29e7fc19ceda9d93fba21a35990e2eb157901010.tar.xz u-boot-29e7fc19ceda9d93fba21a35990e2eb157901010.zip | |
usb: dwc3: gadget: Set all ctrl fields of Transfer Control Blocks (TRB) to be LST
It turned out that current dwc3 gadget code is preparing multiple TRBs
for a transfer. Unfortunately, when multiple requests are in the same
queue, only for the last one the LST (last) ctrl bit is set.
Due to that dwc3 HW executes all TRBs up till the one marked as last.
Unfortunately, UMS requires call of ->complete callback after any send TRB.
This is the reason for "hangs" in executing UMS.
This code simplifies this situation and set each TRB's ctrl field bit to be
last (LST bit).
Signed-off-by: Lukasz Majewski <l.majewski@samsung.com>
Diffstat (limited to 'test')
0 files changed, 0 insertions, 0 deletions