summaryrefslogtreecommitdiffstats
path: root/net/ping.h
diff options
context:
space:
mode:
authorZang Roy-R61911 <tie-fei.zang@freescale.com>2013-07-04 07:25:03 +0800
committerYork Sun <yorksun@freescale.com>2013-08-09 12:41:41 -0700
commit7b4e58440f7813a952133e77f2d9c4a475730e40 (patch)
tree9d2082e2063031e51b07ea1f040d35c3263accb0 /net/ping.h
parent0795eff34c5744dcc59ead6edbbcd2cd600f58fe (diff)
downloadu-boot-7b4e58440f7813a952133e77f2d9c4a475730e40.tar.gz
u-boot-7b4e58440f7813a952133e77f2d9c4a475730e40.tar.xz
u-boot-7b4e58440f7813a952133e77f2d9c4a475730e40.zip
powerpc/pcie: add PCIe version 3.x support
T4240 PCIe IP is version 3.0 and has some update comparing previous QorIQ products. 1. Move Freescale specific register define to arch/powerpc/include/asm/fsl_pci.h and update the register offset define for T4240. 2. add the status/control register define use status/control register to judge the link status 3. The original code uses 'Programming Interface' field to judge if PCIE is EP or RC mode, however, T4240 does not support this functionality. According to PCIE specification, 'Header Type' offset 0x0e is used to indicate header type, so for PCIE controller, the patch changes code to use 'Header Type' field to identify if the PCIE is RC or EP mode. This patch fixes the PCIe card link up issue on T4240QDS. Signed-off-by: Roy Zang <tie-fei.zang@freescale.com> Signed-off-by: Minghuan Lian <Minghuan.Lian@freescale.com> Signed-off-by: York Sun <yorksun@freescale.com>
Diffstat (limited to 'net/ping.h')
0 files changed, 0 insertions, 0 deletions