diff options
author | Haiying Wang <Haiying.Wang@freescale.com> | 2007-08-23 15:20:54 -0400 |
---|---|---|
committer | Andrew Fleming-AFLEMING <afleming@freescale.com> | 2007-08-29 00:11:44 -0500 |
commit | 7a1ac419fa0d2d23ddd08bd61d16896a9f33c933 (patch) | |
tree | 9e08925fe043ec59a0c45c8b77aef10294731f59 /include/configs/MPC8568MDS.h | |
parent | 94c47fdaf14cb29fa3fb4d4da2efdd96c803b46b (diff) | |
download | u-boot-7a1ac419fa0d2d23ddd08bd61d16896a9f33c933.tar.gz u-boot-7a1ac419fa0d2d23ddd08bd61d16896a9f33c933.tar.xz u-boot-7a1ac419fa0d2d23ddd08bd61d16896a9f33c933.zip |
Enable L2 cache for MPC8568MDS board
The L2 cache size is 512KB for 8568, print out the correct informaiton.
Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
Diffstat (limited to 'include/configs/MPC8568MDS.h')
-rw-r--r-- | include/configs/MPC8568MDS.h | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/include/configs/MPC8568MDS.h b/include/configs/MPC8568MDS.h index d5a14fc392..ba744e99f8 100644 --- a/include/configs/MPC8568MDS.h +++ b/include/configs/MPC8568MDS.h @@ -63,9 +63,9 @@ extern unsigned long get_clock_freq(void); /* * These can be toggled for performance analysis, otherwise use default. */ -/*#define CONFIG_L2_CACHE*/ /* toggle L2 cache */ -#define CONFIG_BTB /* toggle branch predition */ -#define CONFIG_ADDR_STREAMING /* toggle addr streaming */ +#define CONFIG_L2_CACHE /* toggle L2 cache */ +#define CONFIG_BTB /* toggle branch predition */ +#define CONFIG_ADDR_STREAMING /* toggle addr streaming */ /* * Only possible on E500 Version 2 or newer cores. |