summaryrefslogtreecommitdiffstats
path: root/drivers/serial/serial_mxc.c
diff options
context:
space:
mode:
authorJagan Teki <jagan@amarulasolutions.com>2017-06-06 05:31:46 +0000
committerStefano Babic <sbabic@denx.de>2017-07-12 09:42:33 +0200
commit62af03ee970e3b86b7bbda5d00a94071cfec2cbf (patch)
treef2cab5431f366fcc027a46b6315d2a0c8ab95ddb /drivers/serial/serial_mxc.c
parentffa8bcd7f1373a8e720b4c9404aa093e7780e205 (diff)
downloadu-boot-62af03ee970e3b86b7bbda5d00a94071cfec2cbf.tar.gz
u-boot-62af03ee970e3b86b7bbda5d00a94071cfec2cbf.tar.xz
u-boot-62af03ee970e3b86b7bbda5d00a94071cfec2cbf.zip
serial: mxc: Use RFDIV in dm-code
Use RFDIV in dm-code instead of numeric value, so-that it can be common for dm and non-dm. Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> Reviewed-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'drivers/serial/serial_mxc.c')
-rw-r--r--drivers/serial/serial_mxc.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/drivers/serial/serial_mxc.c b/drivers/serial/serial_mxc.c
index 9666e66d9b..fbf8e51591 100644
--- a/drivers/serial/serial_mxc.c
+++ b/drivers/serial/serial_mxc.c
@@ -76,6 +76,7 @@
#define UFCR_RXTL_SHF 0 /* Receiver trigger level shift */
#define UFCR_RFDIV (7<<7) /* Reference freq divider mask */
#define UFCR_RFDIV_SHF 7 /* Reference freq divider shift */
+#define RFDIV 4 /* divide input clock by 2 */
#define UFCR_DCEDTE (1<<6) /* DTE mode select */
#define UFCR_TXTL_SHF 10 /* Transmitter trigger level shift */
#define USR1_PARITYERR (1<<15) /* Parity error interrupt flag */
@@ -106,7 +107,7 @@
#define UTS_RXEMPTY (1<<5) /* RxFIFO empty */
#define UTS_TXFULL (1<<4) /* TxFIFO full */
#define UTS_RXFULL (1<<3) /* RxFIFO full */
-#define UTS_SOFTRST (1<<0) /* Software reset */
+#define UTS_SOFTRS (1<<0) /* Software reset */
DECLARE_GLOBAL_DATA_PTR;
@@ -146,7 +147,6 @@ struct mxc_uart {
#define TXTL 2 /* reset default */
#define RXTL 1 /* reset default */
-#define RFDIV 4 /* divide input clock by 2 */
static void mxc_serial_setbrg(void)
{
@@ -255,7 +255,7 @@ int mxc_serial_setbrg(struct udevice *dev, int baudrate)
u32 clk = imx_get_uartclk();
u32 tmp;
- tmp = 4 << UFCR_RFDIV_SHF;
+ tmp = RFDIV << UFCR_RFDIV_SHF;
if (plat->use_dte)
tmp |= UFCR_DCEDTE;
writel(tmp, &uart->fcr);