diff options
| author | Andy Yan <andy.yan@rock-chips.com> | 2017-07-24 17:51:30 +0800 |
|---|---|---|
| committer | Philipp Tomsich <philipp.tomsich@theobroma-systems.com> | 2017-07-27 14:59:04 +0200 |
| commit | d26bfa73ed7bebfab81d6b4160883f026db58c76 (patch) | |
| tree | 4e69b16e1d90241a0dae60b53fde11a423373701 /configs/evb-rk3036_defconfig | |
| parent | 8b154ed61c4fff2e286c1a658d948de816f8eb31 (diff) | |
| download | u-boot-d26bfa73ed7bebfab81d6b4160883f026db58c76.tar.gz u-boot-d26bfa73ed7bebfab81d6b4160883f026db58c76.tar.xz u-boot-d26bfa73ed7bebfab81d6b4160883f026db58c76.zip | |
rockchip: enable SPL_LIBGENERIC for rk3036 based boards
function board_init_f_init_reserve will call memset, which
is implemented in lib, and enabled by CONFIG_SPL_LIBGENERIC_SUPPORT
in spl stage.
To reduce the code size, also enable SPL_TINY_MEMSET.
As rk3036 will return to bootrom immediately after dram
initialization, there is no need to run DM, so disable
SPL_DM_SERIAL.
Signed-off-by: Andy Yan <andy.yan@rock-chips.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
Acked-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
Diffstat (limited to 'configs/evb-rk3036_defconfig')
| -rw-r--r-- | configs/evb-rk3036_defconfig | 4 |
1 files changed, 3 insertions, 1 deletions
diff --git a/configs/evb-rk3036_defconfig b/configs/evb-rk3036_defconfig index 86663132e2..7ba75fdfc4 100644 --- a/configs/evb-rk3036_defconfig +++ b/configs/evb-rk3036_defconfig @@ -2,6 +2,7 @@ CONFIG_ARM=y # CONFIG_SPL_USE_ARCH_MEMCPY is not set # CONFIG_SPL_USE_ARCH_MEMSET is not set CONFIG_ARCH_ROCKCHIP=y +CONFIG_SPL_LIBGENERIC_SUPPORT=y CONFIG_ROCKCHIP_RK3036=y CONFIG_TARGET_EVB_RK3036=y CONFIG_SPL_STACK_R_ADDR=0x80000 @@ -34,10 +35,11 @@ CONFIG_MMC_DW=y CONFIG_MMC_DW_ROCKCHIP=y CONFIG_PINCTRL=y CONFIG_PINCTRL_ROCKCHIP_RK3036=y -# CONFIG_SPL_SERIAL_PRESENT is not set +# CONFIG_SPL_DM_SERIAL is not set CONFIG_DEBUG_UART_BASE=0x20068000 CONFIG_DEBUG_UART_CLOCK=24000000 CONFIG_DEBUG_UART_SHIFT=2 CONFIG_SYSRESET=y +CONFIG_SPL_TINY_MEMSET=y CONFIG_CMD_DHRYSTONE=y CONFIG_ERRNO_STR=y |