diff options
author | Tom Rini <trini@konsulko.com> | 2019-05-29 07:28:40 -0400 |
---|---|---|
committer | Tom Rini <trini@konsulko.com> | 2019-05-29 07:28:40 -0400 |
commit | e2822ccc2c7c0ba8d7d959a1fa1e6221ed135423 (patch) | |
tree | 9c8f78e7531db52f7fe3d02130cf93001f3f16cd /board | |
parent | 93294caaeb67c5b087ea080cb644eefea52da560 (diff) | |
parent | 430cfc861be2e5aada26cd96d97f3b9911782b16 (diff) | |
download | u-boot-e2822ccc2c7c0ba8d7d959a1fa1e6221ed135423.tar.gz u-boot-e2822ccc2c7c0ba8d7d959a1fa1e6221ed135423.tar.xz u-boot-e2822ccc2c7c0ba8d7d959a1fa1e6221ed135423.zip |
Merge branch 'master' of git://git.denx.de/u-boot-tegra
- Audio support
Diffstat (limited to 'board')
-rw-r--r-- | board/nvidia/nyan-big/README | 18 | ||||
-rw-r--r-- | board/nvidia/nyan-big/nyan-big.c | 2 |
2 files changed, 19 insertions, 1 deletions
diff --git a/board/nvidia/nyan-big/README b/board/nvidia/nyan-big/README new file mode 100644 index 0000000000..0e53d8d92f --- /dev/null +++ b/board/nvidia/nyan-big/README @@ -0,0 +1,18 @@ +# SPDX-License-Identifier: GPL-2.0+ +# +# Copyright 2018 Google LLC +# Written by Simon Glass <sjg@chromium.org> + +U-Boot on Nyan +============== + +Nyan-big is supported by mainline U-Boot. This device is based on Tegra124. +To build it, use the nyan-big config. + +To boot it, connect a USB A-A cable from your computer to the back USB port. +Connect a servo board. Then with t20_rec and warn_rst held down: + + sudo tegrarcm --bct cbootimage-configs/tegra124/nvidia/norrin/PM370_Hynix_2GB_H5TC4G63AFR_PBA_924MHz_01212014.bct + --bootloader u-boot-dtb-tegra.bin --loadaddr 0x80108000 + +The norrin config is close enough that it works well with Nyan. diff --git a/board/nvidia/nyan-big/nyan-big.c b/board/nvidia/nyan-big/nyan-big.c index ff5c67de98..3c7bfead24 100644 --- a/board/nvidia/nyan-big/nyan-big.c +++ b/board/nvidia/nyan-big/nyan-big.c @@ -121,7 +121,7 @@ static void enable_required_clocks(void) int nvidia_board_init(void) { clock_start_periph_pll(PERIPH_ID_EXTPERIPH1, CLOCK_ID_OSC, 12000000); - clock_start_periph_pll(PERIPH_ID_I2S1, CLOCK_ID_OSC, 1500000); + clock_start_periph_pll(PERIPH_ID_I2S1, CLOCK_ID_CLK_M, 1500000); /* For external MAX98090 audio codec */ clock_external_output(1); |