summaryrefslogtreecommitdiffstats
path: root/board/sbc8548
diff options
context:
space:
mode:
authorDave Liu <daveliu@freescale.com>2008-10-28 17:53:38 +0800
committerAndrew Fleming-AFLEMING <afleming@freescale.com>2008-12-03 22:44:48 -0600
commit9b0ad1b1c7a15ff674978705c7c52264978dc5d8 (patch)
tree5f36c4042cbf9b782a025e446c56d2db8f182db4 /board/sbc8548
parent2077e348c2a84901022ad95311b47b70361e6daa (diff)
downloadu-boot-9b0ad1b1c7a15ff674978705c7c52264978dc5d8.tar.gz
u-boot-9b0ad1b1c7a15ff674978705c7c52264978dc5d8.tar.xz
u-boot-9b0ad1b1c7a15ff674978705c7c52264978dc5d8.zip
85xx: remove the unused ddr_enable_ecc in the board file
The DDR controller of 8548/8544/8568/8572/8536 processors have the ECC data init feature, and the new DDR code is using the feature, and we don't need the way with DMA to init memory any more. Signed-off-by: Dave Liu <daveliu@freescale.com> Acked-by: Andy Fleming <afleming@freescale.com>
Diffstat (limited to 'board/sbc8548')
-rw-r--r--board/sbc8548/sbc8548.c10
1 files changed, 0 insertions, 10 deletions
diff --git a/board/sbc8548/sbc8548.c b/board/sbc8548/sbc8548.c
index 9548ac637d..cfb9ce5144 100644
--- a/board/sbc8548/sbc8548.c
+++ b/board/sbc8548/sbc8548.c
@@ -36,10 +36,6 @@
#include <libfdt.h>
#include <fdt_support.h>
-#if defined(CONFIG_DDR_ECC) && !defined(CONFIG_ECC_INIT_VIA_DDRCONTROLLER)
-extern void ddr_enable_ecc(unsigned int dram_size);
-#endif
-
DECLARE_GLOBAL_DATA_PTR;
void local_bus_init(void);
@@ -114,12 +110,6 @@ initdram(int board_type)
dram_size = fixed_sdram ();
#endif
-#if defined(CONFIG_DDR_ECC) && !defined(CONFIG_ECC_INIT_VIA_DDRCONTROLLER)
- /*
- * Initialize and enable DDR ECC.
- */
- ddr_enable_ecc(dram_size);
-#endif
/*
* SDRAM Initialization
*/