summaryrefslogtreecommitdiffstats
path: root/arch
diff options
context:
space:
mode:
authorAndre Przywara <andre.przywara@arm.com>2017-04-26 01:32:40 +0100
committerJagan Teki <jagan@openedev.com>2017-05-17 23:20:31 +0530
commit0cef6cbe3a50cc48f6d0d574297ccb06b67e0f65 (patch)
treec4f5424ab858b869ee898fade923a386184d4f17 /arch
parent45e2d067669aee876badb23600e2145e562a961d (diff)
downloadu-boot-0cef6cbe3a50cc48f6d0d574297ccb06b67e0f65.tar.gz
u-boot-0cef6cbe3a50cc48f6d0d574297ccb06b67e0f65.tar.xz
u-boot-0cef6cbe3a50cc48f6d0d574297ccb06b67e0f65.zip
armv8: SPL: only compile GIC code if needed
Not every SoC needs to set up the GIC interrupt controller, so link think code only when the respective config option is set. This shaves off some bytes from the SPL code size. Signed-off-by: Andre Przywara <andre.przywara@arm.com> Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Jagan Teki <jagan@openedev.com>
Diffstat (limited to 'arch')
-rw-r--r--arch/arm/lib/Makefile2
1 files changed, 2 insertions, 0 deletions
diff --git a/arch/arm/lib/Makefile b/arch/arm/lib/Makefile
index 53d4ed2bc6..cc5d98ace4 100644
--- a/arch/arm/lib/Makefile
+++ b/arch/arm/lib/Makefile
@@ -45,7 +45,9 @@ ifdef CONFIG_CPU_V7M
obj-y += interrupts_m.o
else ifdef CONFIG_ARM64
obj-y += ccn504.o
+ifneq ($(CONFIG_GICV2)$(CONFIG_GICV3),)
obj-y += gic_64.o
+endif
obj-y += interrupts_64.o
else
obj-y += interrupts.o