summaryrefslogtreecommitdiffstats
path: root/arch/x86/include/asm/intel_regs.h
diff options
context:
space:
mode:
authorSimon Glass <sjg@chromium.org>2016-03-11 22:06:58 -0700
committerBin Meng <bmeng.cn@gmail.com>2016-03-17 10:27:24 +0800
commit50dd3da0042b4502bab622ef7f72f628b842cf26 (patch)
tree6ca8ff4c15c6ec456b0b44e743e04ef4b7b59a1f /arch/x86/include/asm/intel_regs.h
parent8c30b571303fffd06615aeeb3143112c7bb00f2a (diff)
downloadu-boot-50dd3da0042b4502bab622ef7f72f628b842cf26.tar.gz
u-boot-50dd3da0042b4502bab622ef7f72f628b842cf26.tar.xz
u-boot-50dd3da0042b4502bab622ef7f72f628b842cf26.zip
x86: Move common CPU code to its own place
Some of the Intel CPU code is common to several Intel CPUs. Move it into a common location along with required declarations. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Diffstat (limited to 'arch/x86/include/asm/intel_regs.h')
-rw-r--r--arch/x86/include/asm/intel_regs.h9
1 files changed, 9 insertions, 0 deletions
diff --git a/arch/x86/include/asm/intel_regs.h b/arch/x86/include/asm/intel_regs.h
index 961d2bda1e..d2a6d2690e 100644
--- a/arch/x86/include/asm/intel_regs.h
+++ b/arch/x86/include/asm/intel_regs.h
@@ -12,8 +12,17 @@
#define MCH_BASE_SIZE 0x8000
#define MCHBAR_REG(reg) (MCH_BASE_ADDRESS + (reg))
+#define MCHBAR_PEI_VERSION 0x5034
+#define MCH_PKG_POWER_LIMIT_LO 0x59a0
+#define MCH_PKG_POWER_LIMIT_HI 0x59a4
+#define MCH_DDR_POWER_LIMIT_LO 0x58e0
+#define MCH_DDR_POWER_LIMIT_HI 0x58e4
+
/* Access the Root Complex Register Block */
#define RCB_BASE_ADDRESS 0xfed1c000
#define RCB_REG(reg) (RCB_BASE_ADDRESS + (reg))
+#define SOFT_RESET_CTRL 0x38f4
+#define SOFT_RESET_DATA 0x38f8
+
#endif