diff options
| author | Hou Zhiqiang <Zhiqiang.Hou@nxp.com> | 2019-08-27 11:04:04 +0000 |
|---|---|---|
| committer | Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com> | 2019-08-28 13:47:46 +0530 |
| commit | 594708dd9dc9f1204ae0ea236d00e57fd25ddf0d (patch) | |
| tree | 57d226ef9d2b24d045e8ed635ef70c06c50c9b4e /arch/powerpc/dts/p1020rdb-pc.dts | |
| parent | ba827365f7e1ad7546e6ec3098221ebd1bcfaf27 (diff) | |
| download | u-boot-594708dd9dc9f1204ae0ea236d00e57fd25ddf0d.tar.gz u-boot-594708dd9dc9f1204ae0ea236d00e57fd25ddf0d.tar.xz u-boot-594708dd9dc9f1204ae0ea236d00e57fd25ddf0d.zip | |
P1020: dts: Added PCIe DT nodes
P1020 integrated 2 PCIe controllers, which is compatible with
the PCI Express™ Base Specification, Revision 1.0a, and this
patch is to add DT node for each PCIe controller.
Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
Diffstat (limited to 'arch/powerpc/dts/p1020rdb-pc.dts')
| -rw-r--r-- | arch/powerpc/dts/p1020rdb-pc.dts | 12 |
1 files changed, 12 insertions, 0 deletions
diff --git a/arch/powerpc/dts/p1020rdb-pc.dts b/arch/powerpc/dts/p1020rdb-pc.dts index fd68b8b440..7ebaa619df 100644 --- a/arch/powerpc/dts/p1020rdb-pc.dts +++ b/arch/powerpc/dts/p1020rdb-pc.dts @@ -18,6 +18,18 @@ soc: soc@ffe00000 { ranges = <0x0 0x0 0xffe00000 0x100000>; }; + + pci1: pcie@ffe09000 { + reg = <0x0 0xffe09000 0x0 0x1000>; /* registers */ + ranges = <0x01000000 0x0 0x00000000 0x0 0xffc10000 0x0 0x00010000 /* downstream I/O */ + 0x02000000 0x0 0xa0000000 0x0 0xa0000000 0x0 0x20000000>; /* non-prefetchable memory */ + }; + + pci0: pcie@ffe0a000 { + reg = <0x0 0xffe0a000 0x0 0x1000>; /* registers */ + ranges = <0x01000000 0x0 0x00000000 0x0 0xffc00000 0x0 0x00010000 /* downstream I/O */ + 0x02000000 0x0 0x80000000 0x0 0x80000000 0x0 0x20000000>; /* non-prefetchable memory */ + }; }; /include/ "p1020-post.dtsi" |