diff options
author | Pavel Machek <pavel@denx.de> | 2015-04-25 21:36:16 +0200 |
---|---|---|
committer | Marek Vasut <marex@denx.de> | 2015-04-27 03:08:43 +0200 |
commit | e5c57eea4f4ac8c27343bde137b069ef816e69d7 (patch) | |
tree | 09c618d14b26ecf9b45bffc28598708361140d56 /arch/arm | |
parent | daa23f5128659929eb139dd5250983770796d068 (diff) | |
download | u-boot-e5c57eea4f4ac8c27343bde137b069ef816e69d7.tar.gz u-boot-e5c57eea4f4ac8c27343bde137b069ef816e69d7.tar.xz u-boot-e5c57eea4f4ac8c27343bde137b069ef816e69d7.zip |
socfpga: implement arria V socdk SPI flash config in dts
Arria V SocDK has same QSPI and SPI flash configuration as Socrates. Add
support for it.
Signed-off-by: Pavel Machek <pavel@denx.de>
Diffstat (limited to 'arch/arm')
-rw-r--r-- | arch/arm/dts/socfpga_arria5_socdk.dts | 24 |
1 files changed, 24 insertions, 0 deletions
diff --git a/arch/arm/dts/socfpga_arria5_socdk.dts b/arch/arm/dts/socfpga_arria5_socdk.dts index 4e529a15c3..1b86897872 100644 --- a/arch/arm/dts/socfpga_arria5_socdk.dts +++ b/arch/arm/dts/socfpga_arria5_socdk.dts @@ -25,6 +25,10 @@ * to be added to the gmac1 device tree blob. */ ethernet0 = &gmac1; + + spi0 = "/spi@ff705000"; /* QSPI */ + spi1 = "/spi@fff00000"; + spi2 = "/spi@fff01000"; }; regulator_3_3v: 3-3-v-regulator { @@ -72,3 +76,23 @@ &usb1 { status = "okay"; }; + +&qspi { + status = "okay"; + + flash0: n25q00@0 { + #address-cells = <1>; + #size-cells = <1>; + compatible = "n25q00"; + reg = <0>; /* chip select */ + spi-max-frequency = <50000000>; + m25p,fast-read; + page-size = <256>; + block-size = <16>; /* 2^16, 64KB */ + read-delay = <4>; /* delay value in read data capture register */ + tshsl-ns = <50>; + tsd2d-ns = <50>; + tchsh-ns = <4>; + tslch-ns = <4>; + }; +}; |